Enabling power-efficient DVFS operations on silicon

IEEE Circuits and Systems Magazine

Volumn 10, Issue 1, 2010, Pages 14-30

  Ma, Dongsheng ^a   Bondade, Rajdeep ^a  

^a UNIVERSITY OF ARIZONA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BATTERY LIFETIME; CIRCUIT ARCHITECTURES; CONTROL SCHEMES; DC-DC POWER CONVERTER; DESIGN CHALLENGES; DESIGN CONCEPT; DESIGN ISSUES; DYNAMIC VOLTAGE/FREQUENCY SCALING; FUTURE RESEARCH DIRECTIONS; GRAND CHALLENGE; HARDWARE PLATFORM; HARDWARE SOFTWARE CODESIGN; IC DESIGNS; KEY FACTORS; ON CHIPS; OPERATING LIFETIME; OPERATING PERFORMANCE; OUTPUT POWER; POWER EFFICIENT; POWER INCREASE; POWER MANAGEMENT SYSTEMS; POWER MANAGEMENTS; POWER PROCESSING; REVOLUTIONARY CHANGES; SYSTEM LEVEL INTEGRATION; SYSTEM LEVELS; SYSTEM RELIABILITY; THERMAL MONITORING; VLSI DESIGN; VLSI SYSTEM;

ELECTRIC POWER MEASUREMENT; ENERGY MANAGEMENT; POWER CONVERTERS; SIGNAL PROCESSING;

DESIGN;

EID: 77949741613     PISSN: 1531636X     EISSN: None     Source Type: Journal    
DOI: 10.1109/MCAS.2009.935693     Document Type: Article

References (54)

1. International Technology Roadmap for Semiconductors: System drivers, 2005 ed. [Online]. Available: http://www.itrs.net/ Links/2005ITRS/ SysDrivers2005.pdf
2. ITRS. Executive summary: Grand challenges [Online]. p. 13. Available: http://www.itrs.net
3. A. Sinha and A. Chandrakasan, "Dynamic power management in wireless sensor networks," IEEE Des. Test Comput., vol.18, no.2, pp. 62-74, 2001.
4. A. Chandrakasan, R. Min, and M. Bhardwaj, "Power aware wireless microsensor systems," in Proc. 28th European Solid-State Circuits Conf., Sept. 2002, pp. 47-54.
5. B. H. Calhoun, F. A. Honore, and A. Chandrakasan, "Design methodology for fi ne-grained leakage control in MTCMOS," in Proc. Int. Symp. Low Power Electronics and Design, 2003, pp. 104-109.
6. D. Brooks and M. Martonosi, "Value-based clock gating and operation packing: dynamic strategies for improving power and performance," ACM Trans. Comput. Syst., vol.18, no.2, pp. 89-126, May 2000.
7. G. Carpenter. Low power SoC for IBM's PowerPC appliance platform. IBM Corporation [Online]. Available: http://www .research.ibm.com/ arl/publications/papers/405lp.pdf
8. G. Kumar, A. Sudha, and G. Manimaran, "Energy-aware scheduling of real-time tasks in wireless networked embedded systems," in Proc. 28th IEEE Int. Real-Time Systems Symp., Dec. 2007, pp. 15-24.
9. K. Masselos, P. Merakos, T. Stouraitis, and C. E. Goutis, "Novel vector quantization based algorithms for low-power image coding and decoding," IEEE Trans. Circuits Syst. II, vol.46, no.2, pp. 193-198, Feb. 1999.
10. B. Zhai, D. Blaauw, D. Sylvester, and K. Flautner, "Theoretical and practical limits of dynamic voltage scaling," in Proc. 41st Design Automation Conf., San Diego, CA, 2004, pp. 868-873.
11. A. Klaiber. (2000, Jan.). The technology behind Crusoe processors. Transmeta Corporation [Online]. Available: http://pateame.fciencias. unam.mx/arq/proc/crusoetechwp.pdf
12. T. D. Burd, T. A. Pering, A. J. Stratakos, and R. W. Brodersen, "A dynamically voltage scaled microprocessor system," IEEE J. Solid-State Circuits, vol.35, no.11, pp. 1571-1580, Nov. 2000.
13. Y. Cho and N. Chang, "Energy-aware clock-frequency assignment in microprocessors and memory devices for dynamic voltage scaling," IEEE Trans. Computer-Aided Design, vol.26, no.6, pp. 1030-1040, June 2007.
14. J. Luo, N. K. Jha, and L. S. Peh, "Simultaneous dynamic voltage scaling of processors and communication links in real-time distributed embedded systems," IEEE Trans. VLSI Syst., vol.15, no.4, pp. 427-437, Apr. 2007.
15. P. Pillai and K. G. Shin, "Real-time dynamic voltage scaling for lowpower embedded operating systems," in Proc. 18th ACM Symp. Operating Systems Principles, 2001, pp. 89-102.
16. J. Rabaey, Digital Integrated Circuits-A Design Perspective. Englewood Cliffs, NJ: Prentice Hall, 1996.
17. T. D. Burd and R. W. Brodersen, Energy Efficient Microprocessor Design. Norwell, MA: Kluwer, 2002.
18. J. Chang and M. Pedram, "Energy minimization using multiple supply voltages," IEEE Trans. VLSI Syst., vol.5, no.4, pp. 436-443, Dec. 1997.
19. K. Usami, et al., "Automated low-power technique exploiting multiple supply voltages to a media processor," IEEE J. Solid State Circuits, vol.33, no.3, pp. 463-472, 1998.
20. W. H. Cheng and B. M. Baas, "Dynamic voltage and frequency scaling circuits with two supply voltages," in Proc. IEEE Int. Symp. Circuits and Systems, 2008, pp. 1236-1239.
21. Y. Choi, N. Chang, and T. Kim, "DC-DC converter-aware power management for low-power embedded systems," IEEE Trans. Computer-Aided Design, vol.26, no.8, pp. 1367-1382, Aug. 2007.
22. L. Yan, J. Luo, and N. K. Jha, "Joint dynamic voltage scaling and adaptive body biasing for heterogeneous distributed real-time embedded systems," IEEE Trans. Computer-Aided Design, vol.24, no.7, pp. 1030-1041, July 2005.
23. J. Kim, "Design of CMOS adaptive-supply serial links," Ph.D. thesis, Stanford Univ., Dec. 2002.
24. G. Y. Wei, J. Kim, D. Liu, S. Sidiropoulos, and M. A. Horowitz, "A variable frequency parallel I/O interface with adaptive power-supply regulation," IEEE J. Solid-State Circuits, vol.35, no.11, pp. 1600-1610, Nov. 2000.
25. E. Beigné, et al., "An asynchronous power aware and adaptive NoC based circuit," IEEE J. Solid State Circuits, vol.44, no.4, pp. 1167-1177, Apr. 2009.
26. C. Simpson. Linear and switching voltage regulator fundamentals. National Semiconductor Corporation [Online]. Available: www.national. com/appinfo/power/fi les/f4.pdf
27. S. Al-Kuran, N. Scheinberg, and J. van Saders, "GaAs switched capacitor DC-to-DC converter," IEEE J. Solid State Circuits, vol.35, no.8, pp. 1121-1127, Aug. 2000.
28. T. Ying, W. H. Ki, and M. Chan, "Area-effi cient CMOS charge pumps for LCD drivers," IEEE J. Solid State Circuits, vol.38, no.10, pp. 1721-1725, Oct. 2003.
29. P. Favrat, P. Deval, and M. J. Declercq, "A high-effi ciency CMOS voltage doubler," IEEE J. Solid State Circuits, vol.33, no.3, pp. 410-416, Mar. 1998.
30. D. Ma, L. Su, and M. Somadundaram, "Integrated interleaving SC power converters with analog and digital control schemes for energy-effi cient microsystems," J. Analog Integr. Circuits Signal Process., July 2009.
31. I. Chowdhury and D. Ma, "Design of reconfi gurable and robust integrated SC power converter for self-powered energy-effi cient devices," IEEE Trans. Ind. Electron., vol.56, no.10, pp. 4018-4025, Oct. 2009.
32. A. P. Dancy, R. Amirtharajah, and A. P. Chandrakasan, "High-efficiency multiple-output dc-dc conversion for low-voltage systems," IEEE Trans. VLSI Syst., vol.8, no.3, pp. 252-263, June 2000.
33. T. Li, "Single inductor multiple output boost regulator," U.S. Patent 6 075 295, June 2000.
34. D. Ma, W. H. Ki, C. Y. Tsui, and P. K. T. Mok, "Single-inductor dualoutput CMOS switching converters in DCM with TM control," IEEE J. Solid-State Circuits, vol.38, no.1, pp. 89-100, Jan. 2003.
35. D. Ma, W. H. Ki, and C. Y. Tsui, "A pseudo-CCM/DCM SIMO switching converter with freewheel switching," IEEE J. Solid-State Circuits, vol.38, no.6, pp. 1007-1014, June 2003.
36. W. H. Ki and D. Ma, "Single-inductor multiple-output switching converters," in Proc. IEEE Power Electronics Specialists Conf., June 2001, vol.1, pp. 226-231.
37. F. Luo, R. Bondade, and D. Ma, "Software-defi ned SIMO step-up/ down power converter with adaptive global/local power allocation scheme for DVS-enabled multicore systems," in Proc. IEEE/ACM Int. Symp. Low Power Electronics, San Francisco, CA, Aug. 2009.
38. H. P. Le, et al., "A single-inductor switching DC-DC converter with 5 outputs and ordered power-distributive control," in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 2007, pp. 534-535.
39. E. Bonizzoni, F. Borghetti, P. Malcovati, F. Maloberti, and B. Niessen, "A 200mA 93% peak effi ciency single-inductor dual-output DC-DC buck converter," in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 2007, pp. 526-527.
40. E. Bayer and G. Thiele, "A single-inductor multiple-output converter with peak current state-machine control," in Proc. IEEE Applied Power Electronics Conf. and Exposition, Mar. 2006, pp. 153-159.
41. C. S. Chae, H. P. Le, K. C. Lee, G. H. Cho, and G. H. Cho, "A singleinductor step-up DC-DC switching converter with bipolar outputs for active matrix OLED mobile display panels," IEEE J. Solid-State Circuits, vol.44, no.2, pp. 509-524, Feb. 2009.
42. B. J. Patella, A. Prodic, A. Zirger, and D. Maksimovic, "High-frequency digital PWM controller IC for DC-DC converters," IEEE Trans. Power Electron., vol.18, no.1, pp. 438-446, Jan. 2003.
43. J. Xiao, A. V. Peterchev, J. Zhang, and S. R. Sanders, "A 4-uA quiescent- current dual-mode digitally controlled buck converter IC for cellular phone applications," IEEE J. Solid-State Circuits, vol.12, no.39, pp. 2342-2348, Dec. 2004.
44. F. Luo and D. Ma, "Design of digital tri-mode adaptive-output buckboost power converter for power-effi cient integrated systems," IEEE Trans. Ind. Electron., to be published.
45. A. Prodic and D. Maksimovic, "Design of a digital PID regulator based on look-up tables for control of high-frequency DC-DC converters," in Proc. IEEE Workshop on Computers in Power Electronics, June 2002, pp. 18-22.
46. C. Zhang, D. Ma, and A. Srivastava, "Integrated adaptive DC/DC conversion with adaptive pulse-train technique for low-ripple fast-response regulation," in Proc. Int. Symp. Low Power Electronics and Design, 2004, pp. 257-262.
47. M. Chui, W. H. Ki, and C. Y. Tsui, "A programmable integrated digital controller for switching converters with dual-band switching and complex pole-zero compensation," IEEE J. Solid-State Circuits, vol.40, no.3, pp. 772-780, Mar. 2005.
48. D. Ma, W. H. Ki, and C. Y. Tsui, "An integrated one-cycle control buck converter with adaptive output and dual loops for output error correction," IEEE J. Solid-State Circuits, vol.39, no.1, pp. 140-149, Jan. 2004.
49. D. Ma, J. Wang, and P. Vozqua, "Adaptive on-chip power supply with robust one-cycle control technique," in Proc. Int. Symp. Low Power Electronics and Design, Oct. 2006, pp. 394-399.
50. M. Song and D. Ma, "A fast-transient over-sampled delta-sigma adaptive DC-DC converter for power-effi cient noise-sensitive devices," in Proc. IEEE Int. Symp. Low Power Electronics and Design, Aug. 2007, pp. 286-291.
51. M. Chui, W. H. Ki, and C. Y. Tsui, "A programmable integrated digital controller for switching converters with dual-band switching and complex pole-zero compensation," IEEE J. Solid-State Circuits, vol. 40, no. 3, pp. 772-780, Mar. 2005.
52. D. Ma, W. H. Ki, and C. Y. Tsui, "An integrated one-cycle control buck converter with adaptive output and dual loops for output error correction," IEEE J. Solid-State Circuits, vol.39, no.1, pp. 140-149, Jan. 2004.
53. D. Ma, J. Wang, and P. Vozqua, "Adaptive on-chip power supply with robust one-cycle control technique," in Proc. Int. Symp. Low Power Electronics and Design, Oct. 2006, pp. 394-399.
54. M. Song and D. Ma, "A fast-transient over-sampled delta-sigma adaptive DC-DC converter for power-effi cient noise-sensitive devices," in Proc. IEEE Int. Symp. Low Power Electronics and Design, Aug. 2007, pp. 286-291.