Accurate prediction of the behavior of multithreaded applications in shared caches

Parallel Computing

Volumn 39, Issue 1, 2013, Pages 36-57

  Andrade, Diego ^a   Fraguela, Basilio B ^a   Doallo, Ramón ^a  

^a UNIVERSITY OF A CORUÑA   (Spain)

Author keywords

Analytical modeling; Loop parallelism; Optimization; Parallel applications; Performance prediction; Shared caches

Indexed keywords

ACCURATE PREDICTION; CACHE ACCESS; LOOP LEVEL; LOOP PARALLELISM; MODEL PREDICTION; MULTI-CORES; MULTI-THREADED APPLICATION; PARALLEL APPLICATION; PARALLEL EXECUTIONS; PARALLELIZATION STRATEGIES; PERFORMANCE GAIN; PERFORMANCE PREDICTION; SHARED CACHE; THEORETICAL PERFORMANCE;

MODELS; OPTIMIZATION; PROGRAM COMPILERS;

ANALYTICAL MODELS;

EID: 84872916559     PISSN: 01678191     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.parco.2012.11.003     Document Type: Article

References (28)

1. R. Balasubramonian, N.P. Jouppi, and N. Muralimanohar Multi-Core Cache Hierarchies, Synthesis Lectures on Computer Architecture 2011 Morgan & Claypool Publishers
2. B.B. Fraguela, R. Doallo, and E.L. Zapata Probabilistic miss equations: evaluating memory hierarchy performance IEEE Trans. Comput. 52 3 2003 321 336
3. J. Xue, and X. Vera Efficient and accurate analytical modeling of whole-program data cache behavior IEEE Trans. Comput. 53 5 2004 547 566
4. C. Cascaval, D. Padua, Estimating cache misses and locality using stack distances, in: Proc. 17th Intl. Conf. on Supercomputing, 2003, pp. 150-159.
5. X. Vera, N. Bermudo, J. Llosa, and A. Gonzalez A fast and accurate framework to analyze and optimize cache memory behavior ACM Trans. Prog. Lang. Syst. 26 2 2004 263 300
6. B.B. Fraguela, Y. Voronenko, M. Püschel, Automatic tuning of discrete fourier transforms driven by analytical modeling, in: Intl. Conf. on Parallel Arch. and Compilation, Techniques, 2009, pp. 271-280.
7. OpenMP Architecture Review Board, OpenMP Program Interface, Version 3.0, 2008.
8. B.B. Fraguela, R. Doallo, J. Touriño, and E.L. Zapata A compiler tool to predict memory hierarchy performance of scientific codes Parallel Comput. 30 2 2004 225 248
9. D. Andrade, M. Arenaz, B.B. Fraguela, J. Touriño, and R. Doallo Automated and accurate cache behavior analysis for codes with irregular access patterns Concur. Comput. Pract. Exp. 19 18 2007 2407 2423 (Pubitemid 350114292)
10. B.B. Fraguela, M.G. Carmueja, and D. Andrade Optimal tile size selection guided by analytical models Proc. of Parallel Computing vol. 33 2005 John von Neumann Institute for Computing (NIC) 565 572
11. J. Renau, B. Fraguela, J. Tuck, W. Liu, M. Prvulovic, L. Ceze, S. Sarangi, P. Sack, K. Strauss, P. Montesinos, SESC Simulator, 2005.
12. I. Corporation, Intel 64 and ia-32 Architectures, Software Developers Manual, vol. 3a, System Programming Guide, Part 1, 2010.
13. K. Beyls, and E.H. D'Hollander Generating cache hints for improved program efficiency J. Syst. Archit. 51 4 2005 223 250 (Pubitemid 40371114)
14. A. Chauhan, C.-Y. Shei, Static reuse distances for locality-based optimizations in matlab, in: Proceedings of the 24th ACM International Conference on Supercomputing, ICS '10, 2010, pp. 295-304.
15. S. Kim, D. Chandra, Y. Solihin, Fair cache sharing and partitioning in a chip multiprocessor architecture, in: Proc. 13th Intl. Conf. on Parallel Architectures and Compilation, Techniques, 2004, pp. 111-122.
16. R. West, P. Zaroo, C.A. Waldspurger, and X. Zhang Online cache modeling for commodity multicore processors SIGOPS Oper. Syst. Rev. 44 2010 19 29
17. D. Chandra, F. Guo, S. Kim, Y. Solihin, Predicting inter-thread cache contention on a chip multi-processor architecture, in: Proc. 11th Intl. Symp. on High-Performance Computer Arch., 2005, pp. 340-351. (Pubitemid 41731513)
18. Y. Solihin, F. Guo, and S. Kim Predicting cache space contention in utility computing servers Int. Parallel Distrib. Process. Symp. 11 2005 226b
19. C. Xu, X. Chen, R. Dick, Z. Mao, Cache contention and application performance prediction for multi-core systems, in: IEEE International Symposium on Performance Analysis of Systems Software (ISPASS), 2010, pp. 76-86.
20. F. Song, S. Moore, J. Dongarra, L2 cache modeling for scientific applications on chip multi-processors, in: Intl. Conf. on Parallel Processing, 2007, pp. 51-51.
21. D.L. Schuff, M. Kulkarni, and V.S. Pai Accelerating multicore reuse distance analysis with sampling and parallelization Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques, PACT'10 2010 ACM New York, NY, USA 53 64
22. M. Kandemir, S.P. Muralidhara, S.H.K. Narayanan, Y. Zhang, O. Ozturk, Optimizing shared cache behavior of chip multiprocessors, in: Proc. 42nd Intl. Symposium on Microarchitecture, 2009, pp. 505-516.
23. J. Liu, Y. Zhang, W. Ding, M. Kandemir, On-chip cache hierarchy-aware tile scheduling for multicore machines, in: 9th Annual IEEE/ACM International Symposium on Code Generation and Optimization (CGO), 2011, pp. 161-170.
24. M.M. Baskaran, N. Vydyanathan, U. Bondhugula, J. Ramanujam, A. Rountev, P. Sadayappan, Compiler-assisted dynamic scheduling for effective parallelization of loop nests on multicore processors, in: Proceedings of the 14th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPOPP 2009, 2009, pp. 219-228.
25. Y. Jiang, E.Z. Zhang, K. Tian, X. Shen, Is reuse distance applicable to data locality analysis on chip multiprocessors?, in: Proceedings of the 19th Joint European Conference on Theory and Practice of Software, International Conference on Compiler, Construction, CC'10/ETAPS'10, 2010, pp. 264-282.
26. Q. Lu, J. Lin, X. Ding, Z. Zhang, X. Zhang, P. Sadayappan, Soft-olp: improving hardware cache performance through software-controlled object-level partitioning, in: Proceedings of the 18th International Conference on Parallel Architectures and Compilation Techniques, PACT 2009, 2009, pp. 246-257.
27. J. Lin, Q. Lu, X. Ding, Z. Zhang, X. Zhang, P. Sadayappan, Gaining insights into multicore cache partitioning: bridging the gap between simulation and real systems, in: IEEE 14th International Symposium on High Performance Computer Architecture, HPCA 2008, 2008, pp. 367-378.
28. L. Soares, D. Tam, M. Stumm, Reducing the harmful effects of last-level cache polluters with an os-level, software-only pollute buffer, in: 41st IEEE/ACM International Symposium on Microarchitecture, MICRO-41, 2008, pp. 258-269.