Automatic tuning of discrete fourier transforms driven by analytical modeling

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn , Issue , 2009, Pages 271-280

  Fraguela, Basilio B ^a   Voronenko, Yevgen ^b   Püschel, Markus ^b  

^a UNIVERSITY OF A CORUÑA   (Spain)

^b CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

Automatic performance tuning; Discrete fourier transform; FFT; High performance computing; Library generators; Model driven optimization; Program optimization

Indexed keywords

ACCESS PATTERNS; ANALYTICAL MODEL; ANALYTICAL MODELING; AUTOMATIC PERFORMANCE TUNING; AUTOMATIC TUNING; CODE STRUCTURE; COMPLEX SEARCH SPACES; HEURISTIC SEARCH; HIGH-PERFORMANCE COMPUTING; ITERATIVE COMPILATION; LIBRARY GENERATORS; LOOP NESTS; MEMORY SYSTEMS; MODEL-DRIVEN OPTIMIZATION; OPTIMAL VALUES; PREFETCHING; RUN-TIME MEASUREMENT; SEARCH TIME; TILE SIZE;

BLOCK CODES; COMPUTER SCIENCE; COMPUTER SIMULATION; MATHEMATICAL TRANSFORMATIONS; MODELS; OPTIMIZATION; PARALLEL ARCHITECTURES; TUNING;

DISCRETE FOURIER TRANSFORMS;

EID: 70449640953     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PACT.2009.11     Document Type: Conference Paper

References (18)

1. R. C. Whaley, A. Petitet, and J. Dongarra, "Automated empirical optimizations of software and the ATLAS project," Parallel Computing, vol. 27, no. 1-2, pp. 3-35, 2001.
2. M. Frigo and S. G. Johnson, "The design and implementation of FFTW3," Proc. of the IEEE, vol. 93, no. 2, pp. 216-231, 2005.
3. M. Püschel, J. M. F. Moura, J. Johnson, D. Padua, M. Veloso, B. Singer, J. Xiong, F. Franchetti, A. Gacic, Y. Voronenko, K. Chen, R. W. Johnson, and N. Rizzolo, "SPIRAL: Code generation for DSP transforms," Proc. of the IEEE, vol. 93, no. 2, pp. 232-275, 2005.
4. X. Vera, J. Abella, A. Gonzalez, and J. Llosa, "Optimizing program locality through CMEs and GAs," in Proc. Parallel Architectures and Compilation Techniques (PACT), 2003, pp. 68-78.
5. B. B. Fraguela, M. G. Carmueja, and D. Andrade, "Optimal tile size selection guided by analytical models," in Proc. Parallel Computing (ParCo), 2005, pp. 565-572.
6. K. Yotov, X. Li, G. Ren, M. Garzaran, D. Padua, K. Pingali, and P. Stodghill, "Is search really necessary to generate high performance BLAS?" Proc. of the IEEE, vol. 93, no. 2, 2005.
7. B. Singer and M. Veloso, "Learning to construct fast signal processing implementations," J. Machine Learning Research, special issue on ICML, vol. 3, pp. 887-919, 2003.
8. J. M. F. Moura, M. Püschel, D. Padua, and J. Dongarra, "Scanning the issue: Special issue on program generation, optimization, and platform adaptation," Proc. of the IEEE, vol. 93, no. 2, pp. 211-215, 2005.
9. S. Ghosh, M. Martonosi, and S. Malik, "Cache Miss Equations: A Compiler Framework for Analyzing and Tuning Memory Behavior," ACM Trans. Programming Languages and Systems, vol. 21, no. 4, pp. 702-745, July 1999.
10. S. Chatterjee, E. Parker, P. J. Hanlon, and A. R. Lebeck, "Exact analysis of the cache behavior of nested loops, " in Proc. Programming Language Design and Implementation (PLDI), 2001, pp. 286-297.
11. C. Cascaval, L. D. Rose, D. A. Padua, and D. A. Reed, "Compile-time based performance prediction, " in Proc. Languages and Compilers for Parallel Computing (LCPC), 1999, pp. 365-379.
12. B. B. Fraguela, R. Doallo, and E. L. Zapata, "Probabilistic Miss Equations: Evaluating Memory Hierarchy Performance," IEEE Trans. Computers, vol. 52, no. 3, pp. 321-336, 2003.
13. F. Franchetti, Y. Voronenko, and M. Püschel, "Formal loop merging for signal transforms," in Proc. Programming Languages Design and Implementation (PLDI), 2005, pp. 315-326.
14. F. Franchetti, Y. Voronenko, and M. Pueschel, "A rewriting system for the vectorization of signal transforms," in Proc. High Performance Computing for Computational Science (VECPAR), 2006, pp. 363-377.
15. Y. Voronenko, F. de Mesmay, and M. Püschel, "Computer generation of general size linear transform libraries," in Proc. Code Generation and Optimization (CGO), 2009, pp. 102-113.
16. M. S. Lam, E. E. Rothberg, and M. E. Wolf, "The Cache Performance and Optimizations of Blocked Algorithms," in Proc. Architectural Support for Programming Languages and Operating Systems (ASPLOS), 1991, pp. 63-74.
17. O. Temam, C. Fricker, and W. Jalby, "Cache Interference Phenomena," in Proc. Measurement and modeling of computer systems (SIGMETRICS), 1994, pp. 261-271.
18. J. L. Hennessy and D. A. Patterson, Computer Architecture: A Quantitative Approach, 4th ed. Morgan Kaufmann, 2006.