Analog-input analog-weight dot-product operation with Ag/a-Si/Pt memristive devices

20th IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2012 - Proceedings

Volumn , Issue , 2012, Pages 88-93

  Gao, Ligang ^a   Alibart, Fabien ^a   Strukov, Dmitri B ^a  

^a University of California   (United States)

Author keywords

Analog computing; Conductive bridge memory; Dot product computation; Hybrid circuits; Memristor; RRAM

Indexed keywords

ANALOG COMPUTING; ANALOG VOLTAGE; CONTINUOUS ANALOG SIGNAL; HIGH PRECISION; HYBRID CIRCUIT; MEMRISTOR; PASSIVE MIXING; RRAM;

MEMRISTORS; OPERATIONAL AMPLIFIERS; PROGRAMMABLE LOGIC CONTROLLERS; RANDOM ACCESS STORAGE; VLSI CIRCUITS;

ANALOG CIRCUITS;

EID: 84872178165     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/VLSI-SoC.2012.6379011     Document Type: Conference Paper

References (33)

1. D. B. Strukov, and H. Kohlstedt, "Resistive switching phenomena in thin films: materials, devices and applications," MRS Bulletin, vol. 37, pp. 108-114, Feb 2012.
2. S. Shin, K. Kim, and S. M. Kang, "Memristor applications for programmable analog ICs," IEEE Transactions on Nanotechnology, vol. 10, pp. 266-274, Mar 2011.
3. Y. V. Pershin, and M. Di Ventra, "Practical approach to programmable analog circuits with memristors," IEEE Transactions on Circuits and Systems I-Regular Papers, vol. 57, pp. 1857-1864, Aug 2010.
4. S. M. Yu, Y. Wu, R. Jeyasingh, D. Kuzum, and H. -S. P. Wong, "An electronic synapse device based on metal oxide resistive switching memory for neuromorphic computation," IEEE Transactions on Electron Devices, vol. 58, pp. 2729-2737, Aug 2011.
5. K. Seo, et al., "Analog memory and spike-timing-dependent plasticity characteristics of a nanoscale titanium oxide bilayer resistive switching device," Nanotechnology, vol. 22, p. 254023, Jun 2011.
6. S. H. Jo, et al., "Nanoscale memristor device as synapse in neuromorphic systems," Nano Letters, vol. 10, pp. 1297-1301, Apr 2010.
7. T. Chang, et al., "Synaptic behaviors and modeling of a metal oxide memristive device," Applied Physics A-Materials Science and Processing, vol. 102, pp. 857-863, Mar 2011.
8. G. S. Snider, "Self-organized computation with unreliable, memristive nanodevices," Nanotechnology, vol. 18, p. 365202, Sep 2007.
9. T. A. Wey, and W. D. Jemison, "Variable gain amplifier circuit using titanium dioxide memristors," IET Circuits Devices and Systems, vol. 5, pp. 59-65, Jan 2011.
10. Y. V. Pershin, and M. Di Ventra, "Memory effects in complex materials and nanoscale systems," Advances in Physics, vol. 60, pp. 145-227, 2011.
11. F. Alibart, L. Gao, B. Hoskins, and D. B. Strukov, "High-precision tuning of state for memristive devices by adaptable variation-tolerant algorithm," Nanotechnology, vol. 23, p. 075201, Feb 2012.
12. K. K. Likharev, "Hybrid CMOS/nanoelectronic circuits: opportunities and challenges", Journal of Nanoelectronics and Optoelectronics, vol. 3, pp. 203-230, Dec 2008.
13. C. H. Bishop, Pattern Regcognition and Machine Learning, Springer, 2006.
14. R. F. Coughlin, and F. F. Driscoll, Operational Amplifiers and Linear Integrated Circuits, 6th Edition, Prentice Hall, 2000.
15. I. Valov, R. Waser, J. R. Jameson, and M. N. Kozicki, "Electrochemical metallization memories - fundamentals, applications, and prospects," Nanotechnology, vol. 22, p. 254003, Jul 2011.
16. T. Hasegawa, K. Terabe, T. Tsuruoka, and M. Aono, "Atomic switch: atom/ion movement controlled devices for beyond von-neumann computers," Advanced Materials, vol. 24, pp. 252-267, Jan 2012.
17. M. N. Kozicki, M. Park, and M. Mitkova, "Nanoscale memory elements based on solid-state electrolytes," IEEE Transactions on Nanotechnology, vol. 4, pp. 331-338, May 2005.
18. K. Terabe, T. Hasegawa, T. Nakayama, and M. Aono, "Quantized conductance atomic switch," Nature, vol. 433, pp. 47-50, Jan 2005.
19. U. Russo, D. Kamalanathan, D. Ielmini, A. L. Lacaita, and M. N. Kozicki, "Study of multilevel programming in programmable metallization cell (PMC) memory," IEEE Transactions on Electron Devices, vol. 56, pp. 1040-1047, May 2009.
20. Y. C. Yang, F. Pan, Q. Liu, M. Liu, and F. Zeng, "Fully room-temperature- fabricated nonvolatile resistive memory for ultrafast and high-density memory application," Nano Letters, vol. 9, pp. 1636-1643, Apr 2009.
21. H. X. Guo, et al., "The growth of metallic nanofilaments in resistive switching memory devices based on solid electrolytes," Applied Physics Letters, vol. 94, p. 153504, Apr 2009.
22. R. Waser, and M. Aono, "Nanoionics-based resistive switching memories," Nature Materials, vol. 6, pp. 833-840, Nov 2007.
23. S. H. Jo, K. H. Kim, and W. Lu, "High-density crossbar arrays based on a Si memristive system," Nano Letters, vol. 9, pp. 870-874, Feb 2009.
24. S. H. Jo, K. H. Kim, and W. Lu "Programmable resistance switching in nanoscale two-terminal devices," Nano Letters, vol. 9, pp. 496-500, Jan 2009.
25. S. H. Jo, and W. Lu, "CMOS compatible nanoscale nonvolatile resistance switching memory," Nano Letters, vol. 8, pp. 392-397, Feb 2008.
26. K.-H. Kim, et al., "A functional hybrid memristor crossbar-array/CMOS system for data storage and neuromorphic applications," Nano Letters, vol. 12, pp. 389-395, Jan 2012.
27. x stacks," IEEE Electron Device Letters, vol. 32, pp. 964-966, Jul 2011.
28. D. Ielmini, F. Nardi, and C. Cagli, "Resistance-dependent amplitude of random telegraph-signal noise in resistive switching memories," Applied Physics Letters, vol. 96, p. 053503, Feb 2010.
29. 0.7 based resistance switching memory devices with random telegraph noise," Journal of Applied Physics, vol. 107, p.024517, Jan 2010.
30. 2 stack ReRAM," IEEE Electron Device Letters, vol. 31, pp. 1302-1304, Nov 2010.
31. 2 stack on RTN and retention," in: Proc. Int. Electron Devices Meeting (IEDM), pp. 775-778, 2009.
32. Y. H. Tseng, W. C. Shen, C. E. Huang, C. J. Lin, and Y. C. King, "Electron trapping effect on the switching behavior of contact RRAM devices through random telegraph noise analysis," in: Proc. Int. Electron Devices Meeting (IEDM), pp. 636-639, 2010.
33. R. Sarpeshkar, "Analog versus digital: extrapolating from eletronics to neurobiology," Journal of Neural Computation, vol. 10, pp. 1601-1638, Oct 1998.