Impact of the series resistance in the I-V characteristics of junctionless nanowire transistors and its dependence on the temperature

Journal of Integrated Circuits and Systems

Volumn 7, Issue 2, 2012, Pages 121-129

  Doria, Rodrigo T ^a   Trevisoli, Renan D ^b   de Souza, Michelly ^a   Pavanello, Marcelo A ^a,b  

^a CENTRO UNIVERSITÁRIO DA FEI   (Brazil)

^b UNIVERSITY OF SÃO PAULO   (Brazil)

Author keywords

Incomplete ionization; Junctionless; Series resistance; Zero temperature coefficient

Indexed keywords

EID: 84870043136     PISSN: 18071953     EISSN: 18720234     Source Type: Journal    
DOI: None     Document Type: Article

References (26)

1. R. Jacob Baker, CMOS Circuit Design, Layout, and Simulation, 3rd Edition, IEEE Press Series on Microelectronic Systems, 2010.
2. International Technology Roadmap for Semiconductor, 2008 [Online]. Available: http://public.itrs.net.
3. J.P. Colinge, C.W. Lee, A. Afzalian, N. Dehdashti Akhavan, R. Yan, I. Ferain, P. Razavi, B. O'Neill, A. Blake, M. White, A.M. Kelleher, B. McCarthy, R. Murphy, "Nanowire transistors without junctions", Nature Nanotechnology, vol. 5, no. 3, pp. 225-229, 2010.
4. C.W. Lee, I. Ferain, A. Afzalian, R. Yan, N.D. Akhavan, P. Razavi, and J.P. Colinge, "Performance Estimation of Junctionless Multigate Transistors";, Solid-State Electron., vol. 54, no. 2, pp. 97-103, 2010.
5. C.W. Lee, I. Ferain, A. Kranti, N. Dehdashti Akhavan, P. Razavi, R. Yan, R. Yu, B. O'Neill, A. Blake, M. White, A.M. Kelleher, B. McCarthy, S. Gheorghe, R. Murphy, and J.P. Colinge, "Short-Channel Junctionless Nanowire Transistors", In: Proceedings SSDM, pp.1044-1045, 2010.
6. C.W. Lee, A.N. Nazarov, I. Ferain, N.D. Akhavan, R. Yan, P. Razavi, R. Yu, R.T. Doria, and J.P. Colinge, "Low subthreshold slope in Junctionless multigate transistors, Applied Physics Letters, vol. 92, pp. 102106, 2010.
7. J.P. Colinge, C.W. Lee, I. Ferain, N.D. Akhavan, R. Yan, P. Razavi, R. Yu, A.N. Nazarov, and R.T. Doria, "Reduced electric field in Junctionless transistors", Applied Physics Letters, vol. 96, pp. 073510, 2010.
8. R.T. Doria, M.A. Pavanello, R.D. Trevisoli, M. De Souza, C.W. Lee, I. Ferain, N. Dehdashti Akhavan, R. Yan, P. Razavi, R. Yu, A. Kranti, and J.P. Colinge, "Junctionless Multiple Gate Transistors for Analog Applications", IEEE Trans. Electron Devices, vol. 58, no. 8, pp. 2511-2519, 2011.
9. R.T. Doria, M.A. Pavanello, R.D. Trevisoli, M. De Souza, C.W. Lee, I. Ferain, N.D. Akhavan, R. Yan, P. Razavi, R. Yu, A. Kranti, and J.P. Colinge, "Analog Operation Temperature Dependence of nMOS Junctionless Transistors Focusing on Harmonic Distortion";, Journal of Integrated Circuits and Systems, vol. 6, pp. 114-121, 2011.
10. M. De Souza, M.A. Pavanello, R.D. Trevisoli, R.T. Doria, and J.P. Colinge, "Cryogenic operation of Junctionless nanowire transistors";, IEEE Electron Device Letters, vol. 32, no.10, pp. 1322-1324, 2011.
11. C.W. Lee, A. Borne, I. Ferain, A. Afzalian, R. Yan, N.D. Akhavan, P. Razavi, and J.P. Colinge, "High-Temperature Performance of Silicon Junctionless MOSFETs", IEEE Trans. Electron Devices, vol. 57, no. 3, pp. 620-625, 2010.
12. E. Gnani, A. Gnudi, S. Reggiani, G. Baccarani, N. Shen, N. Singh, G.Q. Lo, and D.L. Kwong, "Numerical investigation on the junctionless nanowire FET";, Solid-State Electronics, vol. 71, pp. 13-18, 2012.
13. J.P. Colinge, C.W. Lee, A. Afzalian, N. Dehdashti, R. Yan, I. Ferain, P. Razavi, B. O'Neill, A. Blake, M. White, A.M. Kelleher, B. McCarthy, and R. Murphy, "SOI Gated Resistor: CMOS without Junctions", In: Proc. IEEE Int. SOI Conf, pp. 1-2, 2009.
14. R.D. Trevisoli, R.T Doria, M. De Souza, and M.A. Pavanello, "Threshold Voltage in Junctionless Nanowire Transistors", Semiconductor Science and Technology, vol. 26, no. 10, pp. 105009, 2011.
15. A. Dixit, A. Kottantharavil, N. Collaert, M. Goodwin, M. Jurczak, and K. De Meyer, "Analysis of the parasitic S/D resistance in multiple-gate FETs", IEEE Transaction on Electron Devices, vol. 52, no. 6, pp. 1132-1140, 2005.
16. C.S. Ho, Y.C. Lo, Y.H. Chang, and J.J. Liou, "Determination of gate-bias dependent source/drain series resistance and effective channel length for advanced MOS devices, Solid-State Electronics, vol. 50, no. 12, pp.1774-1779, 2006.
17. F.J. Garcia-Sánchez, A. Ortiz-Conde, M. García Núñez, and R.L. Anderson, "Extracting the Series Resistance and Effective Channel Length of Short-Channel MOSFETs at Liquid Nitrogen Temperature", Solid-State Electronics, vol. 37, no. 12, pp. 1943-1948, 1994.
18. M.A. Pavanello, J.A. Martino, E. Simoen, R. Rooyackers, N. Collaert, and C. Claeys, "Temperature Influences on FinFETs with Undoped Body", in: ECS Transactions, vol. 6, no. 4, pp. 211-216, 2007.
19. A. Emrani, G. Ghibaudo, and F. Balestra, "Generalized Method for Extraction of MOSFET Source-Drain Series Resistance against temperature", Electronics Letters, vol. 29, no. 9, pp. 786-788, 1993.
20. F. Balestra, and G. Ghibaudo, Device and circuit cryogenic operation for low temperature electronics, Kluwer Academic Publishers, 267 pgs., 2001.
21. E.A. Gutierrez, M. Jamal Deen, and C.L. Claeys, Low Temperature Electronics: Physics, Devices, Circuits and Applications, Academic Press, 963 pgs., 1991.
22. Sentaurus Device User Guide, Version C-2009.06, 2009.
23. A. Akturk, J. Allnutt, Z. Dilli, N. Goldsman, and M. Peckerar, "Device Modeling at Cryogenic Temperatures: Effects of Incomplete ionization", IEEE Transaction on Electron Devices, vol. 54, no. 11, pp. 2984-2990, 2007.
24. A. Schenk, P.P. Altermatt, and B. Schmithüsen, "Physical Model of Incomplete Ionization for Silicon Device Simulation", In: Proc. SISPAD, pp. 51-54, 2006.
25. P.P. Altermatt, A. Schenk, B. Schmithüsen, and G. Heiser, "A simulation model for the density of states and for incomplete ionization in crystalline silicon. II. Investigation of Si:As and Si:B and usage in device simulation", Journal of Applied Physics, vol. 100, pp. 113715, 2006.
26. C.H. Park, M.D. Ko, K.H. Kim, R.H. Baek, C.W. Sohn, C.K. Baek, S. Park, M.J. Deren, Y.H. Jeong, and J.S. Lee, "Electrical characteristics of 20-nm junctionless Si nanowire transistors", Solid-State Electronics, vol. 73, pp. 7-10, 2012.