Analog operation temperature dependence of nMOS junctionless transistors focusing on harmonic distortion

Journal of Integrated Circuits and Systems

Volumn 6, Issue 2, 2011, Pages 114-121

  Doria, Rodrigo T ^a   Pavanello, Marcelo A ^a,b   Trevisoli, Renan D ^b   de Souza, Michelly ^a   Lee, Chi Woo ^c   Ferain, Isabelle ^c   Akhavan, N Dehdashti ^c   Yan, Ran ^c   Razavi, Pedram ^c   Yu, Ran ^c   Kranti, Abhinav ^c   Colinge, Jean Pierre ^c  

^a CENTRO UNIVERSITÁRIO DA FEI   (Brazil)

^b UNIVERSITY OF SÃO PAULO   (Brazil)

^c UNIVERSITY COLLEGE CORK   (Ireland)

Author keywords

Analog operation; Harmonic distortion; Junctionless; Multiple gate transistor; Silicon on insulator

Indexed keywords

EID: 82255162478     PISSN: 18071953     EISSN: 18720234     Source Type: Journal    
DOI: None     Document Type: Article

References (20)

1. International Technology Roadmap for Semiconductor, 2008 [Online]. Available: http://public.itrs.net.
2. J.P. Colinge, C.W. Lee, A. Afzalian, N. Dehdashti Akhavan, R. Yan, I. Ferain, P. Razavi, B. O'Neill, A. Blake, M. White, A.M. Kelleher, B. McCarthy, R. Murphy, "Nanowire transistors without junctions", Nature Nanotechnology, vol. 5, no. 3, pp. 225-229, 2010.
3. C.W. Lee, A.N. Nazarov, I. Ferain, N. Dehdashti Akhavan, R. Yan, P. Razavi, R. Yu, R.T. Doria and J.P. Colinge, "Low Subthreshold Slope in Junctionless Multiple Gate Transistors", Applied Physics Letters, vol. 96, no. 2, pp. 102-106, 2010.
4. R.T. Doria, M.A. Pavanello, R.D. Trevisoli, M. de Souza, C.W. Lee, I. Ferain, N. Dehdashti Akhavan, R. Yan, P. Razavi, R. Yu, A. Kranti, and J.P. Colinge, "Analog Operation of Junctionless Transistors at Cryogenic Temperatures", In: Proc. Int. SOI Conf., pp. 72-73, 2010.
5. R.T. Doria, M.A. Pavanello, C.W. Lee, I. Ferain, N. Dehdashti Akhavan, R. Yan, P. Razavi, R. Yu, and J.P. Colinge, "Junctionless Multiple Gate Transistors for Analog Applications", In: Proc. EuroSOI 2010, vol. 1, pp. 79-80, 2010.
6. C.W. Lee, A. Borne, I. Ferain, A. Afzalian, R. Yan, N.D. Akhavan, P. Razavi, and J.P. Colinge, "High-Temperature Performance of Silicon Junctionless MOSFETs", IEEE Trans. Electron Devices, vol. 57, no. 3, pp. 620-625, 2010.
7. J.P. Colinge, C.W. Lee, A. Afzalian, N. Dehdashti, R. Yan, I. Ferain, P. Razavi, B. O'Neill, A. Blake, M. White, A.M. Kelleher, B. McCarthy, and R. Murphy, "SOI Gated Resistor: CMOS without Junctions", In: Proc. Int. SOI Conf, pp. 1-2, 2009.
8. H.S. Wong, M.H. White, T.J. Krutsick, and R.V. Booth, "Modeling of transconductance degradation and extraction of threshold voltage in thin oxide MOSFETs", Solid-State Electronics, vol. 30, n. 9, pp. 953-968, 1987.
9. M.A. Pavanello, J.A. Martino, E. Simoen, C. Claeys, "Cryogenic operation of FinFETs aiming at analog applications", Cryogenics, vol. 49, no. 12, pp. 590-594, 2009.
10. F. Silveira, D. Flandre, and P.G.A. Jespers, "A gm/ID Based Methodology for the Design of CMOS Analog Circuits and its Application to the Synthesis of a Silicon-on-Insulator Micropower OTA", IEEE J. Solid-State Circuit, v. 31, n. 9, pp. 1314-19, 1996.
11. M.A. Pavanello, J.A. Martino, E. Simoen, R. Rooyackers, N. Collaert, and C. Claeys, "Analog performance of standard and strained triple-gate silicon-on-insulator nFinFETs", Solid State Electron., vol. 52, n. 12, pp. 1904-1909, 2008.
12. J.P. Colinge, C.W. Lee, I. Ferain, N.D. Akhavan, R. Yan, P. Razavi, R. Yu, A. Nazarov, and R.T. Doria, "Reduced electric field in Junctionless transistors", Appl. Phys. Lett., vol. 96, pp. 073 510, 2010.
13. G. Groenewold and W. J. Lubbers, "Systematic distortion analysis for MOSFET integrators with use of a new MOSFET model", IEEE Trans.Circuits Syst. II, vol. 41, n. 9, pp. 569-580, 1994.
14. W. Sansen, "Distortion in elementary transistor circuits", IEEE Trans. Circuits Syst. II, vol. 46, no. 3, pp. 315-325, 1999.
15. A. Cerdeira, M. A. Alemán, M. Estrada, and D. Flandre, "Integral Function Method for determination of nonlinear harmonic distortion", Solid State Electron., vol. 48, n. 12, pp. 2225-2234, 2004.
16. R.T. Doria, A. Cerdeira, J. A. Martino, E. Simoen, C. Claeys, and M.A. Pavanello, "Harmonic Distortion of Unstrained and Strained FinFETs Operating in Saturation", IEEE Trans. Electron Devices, vol. 57, no. 12, pp. 3303-3311, 2010.
17. R.V. Langevelde and F.M. Klaassen, "Effect of gate-field dependent mobility degradation on distortion analysis in MOSFET's", IEEE Trans. Electron Devices, vol. 44, n. 11, pp. 2044-2052, 1997.
18. R.T. Doria, J.A. Martino, E. Simoen, C. Claeys, and M.A. Pavanello, "Harmonic Distortion of Strained Triple-Gate FinFETs at Low Temperatures", In: Proc. of WOLTE9, vol. 1, pp. 57-59, 2010.
19. J.P. Colinge, L. Floyd, A.J. Quinn, G. Redmond, J.C. Alderman, W. Xiong, C.R. Cleavelin, T. Schulz, K. Schruefer, G. Knoblinger, and P. Patruno, "Temperature Effects on Trigate SOI MOSFETs", IEEE Electron Device Letters, vol. 27, n. 3, pp. 172-174, 2006.
20. Sentaurus Device User Guide, Ver