Managing burstiness and scalability in event-driven models on the spinnaker neuromimetic system

International Journal of Parallel Programming

Volumn 40, Issue 6, 2012, Pages 553-582

  Rast, Alexander D ^a   Navaridas, Javier ^a   Jin, Xin ^a   Galluppi, Francesco ^a   Plana, Luis A ^a   Miguel Alonso, Jose ^b   Patterson, Cameron ^a   Luján, Mikel ^a   Furber, Steve ^a  

^a UNIVERSITY OF MANCHESTER   (United Kingdom)

^b UNIVERSITY OF THE BASQUE COUNTRY UPV EHU   (Spain)

Author keywords

Asynchronous; Burst; Characterisation; Event driven; Interconnection; Multiprocessor; Network; Neural; Real time; Traffic; Universal

Indexed keywords

ASYNCHRONOUS; BURST; CHARACTERISATION; EVENT-DRIVEN; INTERCONNECTION; MULTIPROCESSOR; NEURAL; REAL-TIME; UNIVERSAL;

ASYNCHRONOUS SEQUENTIAL LOGIC; COMPUTER SIMULATION; DESIGN; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); HARDWARE; MULTIPROCESSING SYSTEMS; NETWORK PERFORMANCE; NETWORKS (CIRCUITS); SCALABILITY; TELECOMMUNICATION TRAFFIC;

NEURAL NETWORKS;

EID: 84869496377     PISSN: 08857458     EISSN: None     Source Type: Journal    
DOI: 10.1007/s10766-011-0180-7     Document Type: Conference Paper

References (60)

1. Abeles, M.: Local Cortical Circuits: An Electrophysiological Study. Springer, Berlin (1982)
2. Ananthanarayanan, R., Modha, D.S.: Anatomy of a cortical simulator. In: Proceedings of 2007 ACM/IEEE International Conference on Supercomputing (SC'07), pp. 1-12 (2007)
3. Boahen, K.A.: Point-to-point connectivity between neuromorphic chips using address events. IEEE Trans. Circuits Syst. 2 Analog Digit. Signal Process. 47(5), 416-434 (2000)
4. Cauwenberghs, G.: An analog VLSI recurrent neural network learning a continuous-time trajectory. IEEE Trans. Neural Netw. 7(2), 346-361 (1996)
5. Dally, W.J., Seitz, C.L.: Deadlock-free message routing in multiprocessor interconnection networks. IEEE Trans. Comput. C-36(5), 547-553 (1987)
6. Davison, A.P., Brüderle, D., Eppler, J., Kremkow, J., Muller, E., Pecevski, D., Perrinet, L., Yger, P.: PyNN: a common interface for neuronal network simulators. Frontiers Neuroinform. 2(11) (2009)
7. Delorme, A., Thorpe, S.J.: SpikeNET: an event-driven simulation package for modelling large networks of spiking neurons. Network Comput. Neural Syst. 14(4), 613-627 (2003)
8. Fieres, J., Schemmel, J., Meier, K.: Realizing biological spiking network models in a configurable wafer-scale hardware system. In: Proceedings of 2008 International Joint Conference on Neural Networks (IJCNN2008), pp. 969-976. IEEE Press, NJ (2008)
9. Furman, B., White, J., Abidi, A.A.: CMOS analog IC implementing the back propagation algorithm. Neural Netw. 1(Supplement 1), 381 (1988)
10. Galluppi, F., Rast, A., Davies, S., Furber, S.: A General-purpose Model Translation System for a Universal Neural Chip. In: Proceedings of 2010 International Conference on Neural Information Processing (ICONIP 2010). Springer, Berlin (2010)
11. Gewaltig, M.O., Diesmann, M.: NEST (NEural Simulation Tool). Scholarpedia 2(4), 1430 (2007)
12. Glackin, B., McGinnity, T.M., Maguire, L.P., Wu, Q.X., Belatreche, A.: A novel approach for the implementation of large scale spiking neural networks on FPGA hardware. In: Proceedings of 8th Internatioal Work Conference on Artificial Neural Networks (IWANN 2005), pp. 552-563. Springer, Berlin (2005)
13. Goodman, D., Brette, R.: Brian: a simulator for spiking neural networks in Python. Frontiers Neuroinform. 2(5) (2008)
14. Graf, H.P., Hubbard, W., Jackel, L.D., de Vegvar, P.G.N.: A CMOS Associative Memory Chip. In: Proceedings of IEEE First International Conference on Neural Networks, pp. 461-468 (1987)
15. Hagmann, P., Cammoun, L., Gigandet, X.,Meuli, R., Honey, C.J.,Wedeen, V.J., Sporns, O.: Mapping the structural core of human cerebral cortex. PLoS Biology 6(7), 1479-1493 (2008)
16. Harkin, J., Morgan, F., Hall, S., Dudek, P., Dowrick, T., McDaid, L.: Reconfigurable platforms and the challenges for large-scale implementations of spiking neural networks. In: Proceedings of 2008 International Conference on Field Programmable Logic and Applications (FPL 2008), pp. 483-486 (2008)
17. Hayon, G., Abeles, M., Lehmann, D.: A model for representing the dynamics of a system of synfire chains. J. Comput. Sci. 18(1), 41-53 (2005)
18. Hines, M.L., Carnevale, N.T.: The NEURON simulation environment. Neural Comput. 9(6), 1179- 1209 (1997)
19. Holler, M., Tam, S., Castro, H., Benson, R.: An electrically trainable artificial neural network (ETANN) with 10240 "Floating Gate" Synapses. In: Proceedings of 1989 Internatiional Joint Conference on Neural Networks (IJCNN1989), pp. 191-196 (1989)
20. Indiveri, G., Chicca, E.,Douglas, R.:AVLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity. IEEE Trans. Neural Netw. 17(1), 211-221 (2006)
21. Izhikevich, E.: Simple model of spiking neurons. IEEE Trans. Neural Netw. 14, 1569-1572 (2003)
22. Izhikevich, E., Edelman, G.M.: Large-scale model of mammalian thalamocortical systems. Proc. Natl. Acad. Sci. USA 105(9), 3593-3598 (2008)
23. Izhikevich, E.M.: Which model to use for cortical spiking neurons. IEEE Trans. Neural Netw. 15(5), 1063-1070 (2004)
24. James, M., Hoang, D.: Design of low-cost, real-time simulation systems for large neural networks. J. Parallel Distrib. Comput. 14(3), 221-235 (1992)
25. Jin, X., Luján,M., Khan,M.M., Plana, L.A., Rast, A.D.,Welbourne, S.R., Furber, S.B.: Efficient parallel implementation of multilayer backpropagation network on torus-connected CMPs. In: Proceedings of 2010 ACM International Conference on Computing Frontiers (CF'10), pp. 89-90 (2010)
26. Jin, X., Furber, S.,Woods, J.: Efficient modelling of spiking neural networks on a scalable chip multiprocessor. In: Proceedings of 2008 International Joint Conference on Neural Networks (IJCNN2008) (2008)
27. Jin, X., Rast, A., Galluppi, F., Khan, M.M., Furber, S.: Implementing learning on the SpiNNaker universal neural chip multiprocessor. In: Proceedings of 2009 International Conference on Neural Information Processing (ICONIP 2009). Springer, Berlin (2009)
28. Johansson, C., Lansner, A.: Towards cortex sized artificial neural systems. Neural Netw. 20(1), 48- 61 (2007)
29. Khan,M., Lester, D., Plana, L., Rast, A., Jin, X., Painkras, E., Furber, S.: SpiNNaker: Mapping Neural Networks onto a Massively-Parallel Chip Multiprocessor. In: Proceedings of 2008 International Joint Conference on Neural Networks (IJCNN2008) (2008)
30. Lazzaro, J.,Wawrzynek, J., Mahowald, M., Silviotti, M., Gillespie, D.: Silicon auditory processors as computer peripherals. IEEE Trans. Neural Netw. 4(3), 523-528 (1993)
31. Lee, B.J., Sheu, B.W.: General-purpose neural chips with electrically programmable synapses and gain-adjustable neurons. IEEE J. Solid-State Circuits 27(9), 1299-1302 (1992)
32. Lytton, W.H., Omurtag, A., Neymotin, S.A., Hines, M.L.: Just-in-Time connectivity for large spiking networks. Neural Comput. 20(11), 2745-2756 (2008)
33. Maguire, L., McGinnity, T.M., Glackin, B., Ghani, A., Belatreche, A., Harkin, J.: Challenges for largescale implementations of spiking neural networks on FPGAs. Neurocomputing 71(1-3), 13-29 (2007)
34. Mattia, M., Guidice, P.D.: Efficient event-driven simulation of large networks of spiking neurons and dynamical synapses. Neural Comput. 12(10), 2305-2329 (2000)
35. Mehrtash, N., Jung, D., Hellmich, H., Schönauer, T., Lu, V.T., Klar, H.: Synaptic plasticity in spiking neural networks (SP2INN): a System Approach. IEEE Trans. Neural Netw. 14(5), 980-992 (2003)
36. Migliore, M., Cannia, C., Lytton,W.W., Markram, H., Hines, M.L.: Parallel network simulations with NEURON. J. Comput. Neurosci. 21(2), 119-129 (2006)
37. Mouraud, A., Paugam-Moisy, H., Puzenat, D.:Adistributed andmultithreaded neural event driven simulation framework. In: Proceedings of IASTED International Conference on Parallel and Distributed Computing and Networks, pp. 212-217 (2006)
38. Nageswaran, J.M., Dutt, N., Krichmar, J.L., Nicolau, A.: A configurable simulation environment for the efficient simulation of large-scale spiking neural networks on graphics processors. Neural Netw. 22(5-6) (2007)
39. Navaridas, J., Luján, M., Miguel-Alonso, J., Plana, L.A., Furber, S.B.: Understanding the interconnection network of SpiNNaker. In: Proceedings of 23rd International Conference on Supercomputing (ICS'09), pp. 286-295 (2009)
40. Navaridas, J., Miguel-Alonso, J., Pascual, J.A., Ridruejo, F.J.: Simulating and evaluating interconnection networks with INSEE. Simul. Modell. Pract. Theory 19(1), 494-515 (2011)
41. Navaridas, J., Plana, L.A., Miguel-Alonso, J., Luján, M., Furber, S.B.: SpiNNaker: impact of traffic locality, causality and burstiness on the performance of the interconnection Network. In: Proceedings of 2010 ACM Conference on Computing Frontiers (CF'10), pp. 11-19 (2010)
42. Orellana, C.G., Caballero, R.G., Velasco, H.M.G., Aligue, F.J.L.: NeuSim: a modular neural networks simulator for Beowulf clusters. In: Proceedings of 6th InternationalWork-Conference on Artifical and Natural Neural Networks (IWANN 2001), Part II, pp. 72-79. Springer, Berlin (2001)
43. Pelayo, F.J.,Ros, E., Arreguit, X., Prieto, A.: VLSI implementation of a neural model using spikes.Analog Integr. Circuits Signal Process. 13(1-2), 111-121 (1997)
44. Plana, L., Furber, S., Temple, S., Khan, M., Shi, Y., Wu, J., Yang, S.: A GALS infrastructure for a massively parallel multiprocessor. IEEE Design Test Comput. 24(5), 454-463 (2007)
45. Porrmann, M., Witkowski, U., Kalte, H., Rückert, U.: Implementation of artificial neural networks on a reconfigurable hardware accelerator. In: Proceedings of 2002 Euromicro Conference on Parallel, Distributed, and Network-based processing, pp. 243-250 (2002)
46. Rast, A., Jin, X., Khan, M., Furber, S.: The deferred event model for hardware-oriented spiking neural networks. In: Proceedings of 2008 International Conference on Neural Information Processing (ICONIP 2008). Springer, Berlin (2009)
47. Rast, A., Khan, M.M., Jin, X., Plana, L.A., Furber, S.: A universal abstract-time platform for realtime neural networks. In: Proceedings of 2009 International Joint Conference on Neural Networks (IJCNN2009), pp. 2611-2618 (2009)
48. Rast, A., Welbourne, S., Jin, X., Furber, S.: Optimal connectivity in hardware-targetted MLP networks. In: Proceedings of 2009 International Joint Conference on Neural Networks (IJCNN2009), pp. 2619-2626 (2009)
49. Rast, A., Yang, S., Khan,M., Furber, S.: Virtual synaptic interconnect using an asynchronous networkon- chip. In: Proceedings of 2008 International Joint Conference on Neural Networks (IJCNN2008) (2008)
50. Rast, A.D., Galluppi, F., Jin, X., Furber, S.B.: The Leaky Integrate-and-Fire Neuron: A Platform for Synaptic Model Exploration on the SpiNNaker Chip. In: Proceedings of 2010 International Joint Conference Neural Networks (IJCNN2010), pp. 3959-3966 (2010)
51. Rast, A.D., Jin, X., Galluppi, F., Plana, L.A., Patterson, C., Furber, S.B.: Scalable event-driven native parallel processing: the SpiNNaker neuromimetic System. In: Proceedings of 2010 ACM Conference on Computing Frontiers (CF'10), pp. 20-29 (2010)
52. Rice, K.L., Vutsinas, C.N., Taha, T.M.: A preliminary investigation of a neocortex model implementation on the cray XD1. In: Proceedings of 2007ACM/IEEE InternationalConference on Supercomputing (SC'07), pp. 1-8 (2007)
53. Ros, E., Carrillo, R., Ortigosa, E.M.: Event-driven simulation scheme for spiking neural networks using lookup tables to characterize neuronal activity. Neural Comput. 18(12), 2959-2993 (2006)
54. Rückert, U.: ULSI architectures for artificial neural networks. In: Proceedings of 9th EuromicroWorkshop on Parallel and Distributed Processing, pp. 436-442 (2001)
55. Steinkraus, D., Buck, I., Simard, P.Y.: Using GPUs for machine learning algorithms. In: Proceedings 8th International Conference on Document Analysis and Recognition, pp. 1115-1120 (2005)
56. Upegui, A., Peña-Reyes, C.A., Sanchez, E.: An FPGA platform for on-line topology exploration of spiking neural networks. Microprocess. Microsyst. 29(5), 211-223 (2005)
57. Vogelstein, R.J., Mallik, U., Vogelstein, J.T., Cauwenberghs, G.: Dynamically reconfigurable silicon array of spiking neurons with conductance-based synapses. IEEE Trans. Neural Netw. 18(1), 253- 265 (2007)
58. Watts, L.: Event-driven simulation of networks of spiking neurons. In: Advances in Neural Information Processing (NIPS) 6, pp. 927-934. Morgan Kaufmann Publishers, Waltham (1994)
59. Yasunaga, M., Masuda, N., Yagyu, M., Asai, M., Yamada, M., Masaki, A.: Design, Fabrication and Evaluation of a 5-inch Wafer Scale Neural Network LSI Composed of 576 Digital Neurons. In: Proceedings of 1990 International Joint Conference Neural Networks (IJCNN1990), pp. 527-535 (1990)
60. Yu, T., Cauwenberghs, G.: Analog VLSI biophysical neurons and synapses with programmable membrane channel kinetics. IEEE Trans. Biomed. Circuits Syst. 4(3), 139-148 (2010)