A universal abstract-time platform for real-time neural networks

Proceedings of the International Joint Conference on Neural Networks

Volumn , Issue , 2009, Pages 2611-2618

  Rast, A D ^a   Khan, M M ^a   Jin, X ^a   Plana, L A ^a   Furber, S B ^a  

^a UNIVERSITY OF MANCHESTER   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

ASYNCHRONOUS HARDWARE; COMPLETE SYSTEM; CONFIGURABLE; CONFIGURATION SOFTWARE; DEDICATED HARDWARE; DELAY SPECIFICATION; GENERAL PURPOSE PROCESSORS; HIGH-SPEED; NEURAL CHIPS; NEURAL HARDWARE; NEURAL MODELS; NEURAL-PROCESSING; OFF-CHIP; ON CHIPS; REAL-TIME DYNAMICS; SPATIAL CHARACTERISTICS; TEMPORAL DYNAMICS; TIME DYNAMIC; TIMING MODELS; UNIVERSAL NETWORK; VIRTUAL NETWORKS;

COMPUTER ARCHITECTURE; COMPUTER HARDWARE DESCRIPTION LANGUAGES; DIGITAL LIBRARIES; GENERAL PURPOSE COMPUTERS; HARDWARE; NEURAL NETWORKS;

MATHEMATICAL MODELS;

EID: 70449394832     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IJCNN.2009.5179067     Document Type: Conference Paper

References (24)

1. A. Jahnke, U. Roth, and T. Schönauer, Pulsed Neural Networks. Cambridge, MA: MIT Press, 1999, ch. Digital Simulation of Spiking Neural Networks, pp. 237-257.
2. W. C. Westerman, D. P. M. Northmore, and J. G. Elias, "Antidromic spikes drive hebbian learning in an artificial dendritic tree, " Analog Circuits and Signal Processing, vol. 19, no. 2-3, pp. 141-152, Feb. 1999.
3. 2INN) a system approach, " IEEE Trans. Neural Networks, vol. 14, no. 5, pp. 980-992, Sep. 2003.
4. G. Indiveri, E. Chicca, and R. Douglas, "A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity, " IEEE Trans. Neural Networks, vol. 17, no. 1, pp. 211-221, Jan. 2006.
5. S. B. Furber, S. Temple, and A. Brown, "On-chip and inter-chip networks for modelling large-scale neural systems, " in Proc. International Symposium on Circuits and Systems, ISCAS-2006, May 2006.
6. M. Oster, A. M. Whatley, S.-C. Liu, and R. J. Douglas, "A hardware/software framework for real-time spiking systems, " in Proc. 15th Int'l Conf. Artificial Neural Networks (ICANN2005). Springer-Verlag, 2005, pp. 161-166.
7. C. Johansson and A. Lansner, "Towards cortex sized artificial neural systems, " Neural Networks, vol. 20, no. 1, pp. 48-61, Jan. 2007.
8. M. M. Khan, D. Lester, L. Plana, A. Rast, X. Jin, E. Painkras, and S. Furber, "SpiNNaker: Mapping neural networks onto a massively-parallel chip multiprocessor, " in Proc. 2008 Int'l Joint Conf. on Neural Networks (IJCNN2008), 2008.
9. L. A. Plana, S. B. Furber, S. Temple, M. M. Khan, Y. Shi, J. Wu, and S. Yang, "A GALS infrastructure for a massively parallel multiprocessor, " IEEE Design and Test of Computers, vol. 24, no. 5, pp. 454-463, Sept.-Oct. 2007.
10. E. Izhikevich, "Simple model of spiking neurons, " IEEE Trans. Neural Networks, vol. 14, pp. 1569-1572, Nov. 2003.
11. A. Rast, S. Yang, M. M. Khan, and S. Furber, "Virtual synaptic interconnect using an asynchronous network-on-chip, " in Proc. 2008 Int'l Joint Conf. on Neural Networks (IJCNN2008), 2008.
12. D. Goldberg, G. Cauwenberghs, and A. Andreou, "Analog VLSI spiking neural network with address domain probabilistic synapses, " in Proc. 2001 IEEE Int'l Symp. Circuits and Systems (ISCAS2001). IEEE Press, 2001, pp. 241-244.
13. ARM9E-S Technical Reference Manual, ARM Limited, 2002.
14. A. Brown, D. Lester, L. Plana, S. Furber, and P. Wilson, "SpiNNaker: The design automation problem, " in Proc. 2008 Int'l Conf. Neural Information Processing (ICONIP 2008). Springer-Verlag, 2009.
15. D. Lettnin, A. Braun, M. Bodgan, J. Gerlach, and W. Rosenstiel, "Synthesis of embedded SystemC design: A case study of digital neural networks, " in Proc. Design, Automation and Test in Europe Conf. and Exhibition (DATE'04), vol. 3, 2004, pp. 248-253.
16. S. Modi, P. Wilson, A. Brown, and J. Chad, "Behavioral simulation of biological neuron systems in SystemC, " in Proc. 2004 IEEE Int'l Behavioral Modeling and Simulation Conf., 2004, pp. 31-36.
17. P. Panda, "SystemC mdash; a modeling platform supporting multiple design abstractions, " in Proc. Int'l Symp. on System Synthesis, 2001.
18. A. Rast, X. Jin, M. Khan, and S. Furber, "The deferred-event model for hardware-oriented spiking neural networks, " in Proc. 2008 Int'l Conf. Neural Information Processing (ICONIP 2008). Springer-Verlag, 2009.
19. A. N. Sloss, D. Symes, and C. Wright, ARM System Developer's Guide mdash; Designing and Optimizing System Software. San Francisco, CA: Morgan Kaufmann Publishers, 2004.
20. M. M. Khan, X. Jin, S. Furber, and L. Plana, "System-level model for a GALS massively parallel multiprocessor, " in Proc. 19th UK Asynchronous Forum, 2007, pp. 9-12.
21. H.-P. Wang, E. Chicca, G. Indiveri, and T. J. Sejnowski, "Reliable computation in noisy backgrounds using real-time neuromorphic hardware, " in Proc. 2007 IEEE Biomedical Circuits and Systems Conf. (BIOCAS2007), 2008, pp. 71-34.
22. T. Daud, T. Duong, M. Tran, H. Langenbacher, and A. Thakoor, "High resolution synaptic weights and hardware-in-the-loop learning, " in Proc. SPIE mdash; Int'l Soc. Optical Engineering, vol. 2424, 1995, pp. 489-500.
23. X. Jin, S. Furber, and J. Woods, "Efficient modelling of spiking neural networks on a scalable chip multiprocessor, " in Proc. 2008 Int'l Joint Conf. on Neural Networks (IJCNN2008), 2008.
24. P. H. E. Tiesenga and T. J. Sejnowski, "Precision of pulse-coupled networks of integrate-and-fire neurons, " Network: Computation in Neural Systems, vol. 12, no. 2, pp. 215-233, May 2001.