VLSI Implementation of a Neural Model Using Spikes

Analog Integrated Circuits and Signal Processing

Volumn 13, Issue 1-2, 1997, Pages 111-121

  Pelayo, F J ^a   Ros, E ^a,c   Arreguit, X ^b,d,e,f,g   Prieto, A ^{a,c,h,i,j,k,l}  

^a UNIVERSITY OF GRANADA   (Spain)

^b Ctr Suisse d'Electrononique M   (Switzerland)

^c Depto Electronica y Tecn C

^d EPFL   (Switzerland)

^e CALIFORNIA INSTITUTE OF TECHNOLOGY   (United States)

^f CSEM   (Switzerland)

^g Div of Adv R and D

^h UNIVERSIDAD COMPLUTENSE DE MADRID   (Spain)

ⁱ CEIT   (Spain)

^j Complutense University ^*

^k ETSI Industriales San Sebastian ^*

^l IEEE   (Spain)

more..

Author keywords

Address driven communication; Bio inspired VLSI circuits; Spike processing neurons; Temporal interactions

Indexed keywords

CMOS INTEGRATED CIRCUITS; MICROPROCESSOR CHIPS; NEURAL NETWORKS; REAL TIME SYSTEMS;

ADDRESS DRIVEN COMMUNICATION; SPIKE PROCESSING NEURONS;

VLSI CIRCUITS;

EID: 0031141059     PISSN: 09251030     EISSN: None     Source Type: Journal    
DOI: 10.1023/a:1008240229616     Document Type: Article

References (22)

1. F. Faggin and C. A. Mead, "VLSI implementation of neural networks," in An Introduction to Neural and Electronic Networks, Academic Press, pp. 275-292, 1990.
2. C. A. Mead, Analog VLSI and Neural Systems. Addison Wesley: Reading MA, 1989.
3. A. Andreou and K. Boahen, "A 48′000 pixel, 590′000 transistor silicon retina in current-mode subthreshold CMOS," in Proc. 37th Midwest Symposium on Circuit and Systems, Lafayette, Louisiana, 1994, pp. 97-102.
4. T. Delbruck, "Silicon retina with correlation-based velocity-tuned pixels." IEEE Tran. on Neural Networks, pp. 529-541, May 1993.
5. J. Lazzaro, J. Wawrzynck, M. Mahowald, M. Sivilotti and D. Gillespie, "Silicon auditory processors as computer peripherals." IEEE Trans. on Neural Networks 4(3), pp. 523-528, 1993.
6. R. Lyon and C. A. Mead, "An analog electronic cochlea." IEEE Tran. Accoust., Speech, Signal Processing 36, pp. 1119-1134, 1988.
7. L. Watts et al., "Improved implementation of silicon cochlea." IEEE JSSC SC-27, pp. 692-700, May 1992.
8. F. A. van Schaik et al., "Improved silicon cochlea using compatible lateral bipolar transistors," in Neural Information Processing Systems 8, (D. S. Touretzky et al., eds.), MIT Press, 1996.
9. A. Mortara, A. E. Vittoz, Ph. Venier, "A communication scheme for analog VLSI perceptive systems." IEEE Journal of Solid State Circuits 30(6), pp. 660-669. June 1995.
10. K. Boahen, "Retinomorphic Vision Systems," in Proc. of MicroNeuro'96, Lausanne, Switzerland, 1996, pp. 2-14.
11. M. Chevroulet et al., "A battery operated optical spot intensity Measurement system." ISSCC Digest of Technical Papers, pp. 154-155, Feb., 1995.
12. P. Venier et al., "Analog CMOS photosensitive array for solar illumination monitoring." ISSCC Digest of Technical Papers, pp. 96-97, Feb., 1996.
13. X. Arreguit et al., "A CMOS motion detector system for pointing devices." ISSCC Digest of Technical Papers, pp. 98-99, Feb., 1996.
14. M. Mahowald, "VLSI analogs of neural visual processing: A synthesis of form and function." Ph.D. Dissertation. California Institute of Technology. 1992.
15. T. K. Horiuchi and C. Koch, "Analog VLSI circuits for visual motion-based adaptation of post-saccadic drift," in Proc. of MicroNeuro'96, Lausanne, Switzerland, 1996, pp. 60-66.
16. G. Indiveri, J. Kramer and C. Koch, "System implementations of analog VLSI velocity sensors," in Proc. of MicroNeuro'96, Lausanne, Switzerland, 1996, pp. 15-22.
17. A. Mortara and E. A. Vittoz, "A communication architecture tailored for analog VLSI artificial neural networks: Intrinsic performance and limitations." IEEE Trans. on Neural Networks 5(5), May 1994.
18. A. L. Hodgkin and A. F. Huxley, "A quantitative description of membrane current and its application to conduction and excitation in nerve." Journal of Physiology 117, pp. 500-544. 1952.
19. S. Grossberg, "Nonlinear neural networks: Principles, mechanisms, and architectures." Neural Networks 1, pp. 17-61, 1988.
20. F. J. Pelayo, E. Ros, P. Martin-Smith, F. J. Fernández, A. Prieto, "A VLSI approach to the implementation of additive and shunting neural networks," in Proc. of the IWANN'95, Torremolinos, Spain, 1995, pp. 728-735.
21. D. A. Fay and A. M. Waxmam, "Real-time early vision neurocomputing," Proc. of the IEEE IJCNN'91, pp. 1621-1626, 1991.
22. X. Arreguit, E. A. Vittoz, F. A. van Schaik and A. Mortara, "Analog implementation of low-level vision systems," in Proc. of the ECCTD'93, Davos, Aug. 30-Sept. 3, 1993.