The deferred event model for hardware-oriented spiking neural networks

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 5507 LNCS, Issue PART 2, 2009, Pages 1057-1064

  Rast, Alexander ^a   Jin, Xin ^a   Khan, Mukaram ^a   Furber, Steve ^a  

^a UNIVERSITY OF MANCHESTER   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

EVENT MODEL; LOCAL MEMORIES; NEURAL CHIPS; NEURAL DYNAMICS; NEURAL SYSTEMS; PROCESSING SYSTEMS; REAL TIME PERFORMANCE; REAL-TIME UPDATING; SPIKING NEURAL NETWORKS;

DATA PROCESSING; NEURAL NETWORKS;

REAL TIME SYSTEMS;

EID: 70349100028     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-642-03040-6_128     Document Type: Conference Paper

References (8)

1. Furber, S.B., Temple, S., Brown, A.D.: On-chip and inter-chip networks for modelling large-scale neural systems. In: Proc. International Symposium on Circuits and Systems, IS-CAS-2006, Kos, Greece (May 2006)
2. Furber, S.B., Temple, S.: Neural systems engineering. J. R. Soc. Interface 4(13), 193-206 (2007)
3. Plana, L.A., Furber, S.B., Temple, S., Khan, M.M., Shi, Y., Wu, J., Yang, S.: A GALS infrastructure for a massively parallel multiprocessor. IEEE Design and Test of Computers 24(5), 454-463 (2007)
4. Quinn, N.R.: The placement problem as viewed from the physics of classical mechanics. IEEE Circuits and Systems CAS-26(6), 173-178 (1979)
5. Vecchi, M.P., Kirkpatrick, S.: Global wiring by simulated annealing. IEEE Transactions on Computer-Aided Design TCAD-2(4), 215-222 (1983)
6. Lee, C.V.: An algorithm for path connections and its applications. IRE Transactions on Electronic Computers, 346-364 (1969)
7. Kernighan, B.W., Lin, S.: An efficient heuristic procedure for partitioning graphs. Bell Sys. Tech. Journal 49, 291-308 (1970)
8. Brown, A.D.: Automated placement and routing. Computer-aided design 20