The Leaky Integrate-and-Fire neuron: A platform for synaptic model exploration on the SpiNNaker chip

Proceedings of the International Joint Conference on Neural Networks

Volumn , Issue , 2010, Pages

  Rast, A D ^a   Galluppi, F ^a   Jin, X ^a   Furber, S B ^a  

^a UNIVERSITY OF MANCHESTER   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; NETWORK ARCHITECTURE; NEURAL NETWORKS;

HARDWARE FOR NEURAL NETWORKS; HARDWARE SYSTEM; LARGE-SCALES; LEAKY INTEGRATE AND FIRE NEURON; LEAKY INTEGRATE-AND-FIRE MODEL; MODEL CHOICE; NEURAL HARDWARE; NEURAL MODELLING; NEURODYNAMICS; SIMPLE MODELING;

NEURONS;

EID: 79959418803     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IJCNN.2010.5596364     Document Type: Conference Paper

References (22)

1. A.R.Omondi, "Neurocomputers: a dead end?" Int'l J. Neural Systems, vol. 10, no. 6, pp. 475-481, Dec. 2000.
2. D.Roggen, S.Hofmann, Y. Thoma, and D. Floreano, "Hardware spiking neural network with run-time reconfigurabile connectivity in an autonomous robot," in Proc. 2003 NASA/DoD Conf. Evolvable Hardware. IEEE Press, 2003, pp. 189-198.
3. A.Upegui, C. Pen{combining double acute accent}a-Reyes, and E.Sanchez, "An FPGA platform for online topology exploration of spiking neural networks," Microprocessors and Microsystems, vol. 29, no. 5, pp. 211-223, Jun. 2005.
4. L. Maguire, T. M. McGinnity, B. Glackin, A. Ghani, A. Belatreche, and J. Harkin, "Challenges for large-scale implementations of spiking neural networks on FPGAs," Neurocomputing, vol. 71, Dec. 2007.
5. S. Renaud, J. Tomas, Y. Bornat, A. Daouzli, and S. Saighi, "Neuromimetic ICs with Analog Cores: an Alternative for Spiking Neural Networks," in Proc. 2007 IEEE Int'l Symp. Circuits and Systems (ISCAS2007). IEEE Press, 2007.
6. J. Fieres, J. Schemmel, and K. Meier, "Realizing biological spiking network models in a configurable wafer-scale hardware system," in Proc. 2008 Int'l Joint Conf. on Neural Networks (IJCNN2008). IEEE Press, 2008, pp. 969-976.
7. X. Jin, S. Furber, and J. Woods, "Efficient modelling of spiking neural networks on a scalable chip multiprocessor," in Proc. 2008 Int'l Joint Conf. on Neural Networks (IJCNN2008), 2008.
8. A. Rast, X. Jin, M. Khan, and S. Furber, "The deferred-event model for hardware-oriented spiking neural networks," in Proc. 2008 Int'l Conf. Neural Information Processing (ICONIP 2008), 2009.
9. X. Jin, A. Rast, F. Galluppi, M. M. Khan, and S. Furber, "Implementing learning on the SpiNNaker universal neural chip multiprocessor," in Proc. 2009 Int'l Conf. Neural Information Processing (ICONIP 2009), 2009.
10. D. Goldberg, G. Cauwenberghs, and A. Andreou, "Analog VLSI spiking neural network with address domain probabilistic synapses," in Proc. 2001 IEEE Int'l Symp. Circuits and Systems (ISCAS2001). IEEE Press, 2001, pp. 241-244.
11. A. Rast, S. Yang, M. M. Khan, and S. Furber, "Virtual synaptic interconnect using an asynchronous network-on-chip," in Proc. 2008 Int'l Joint Conf. on Neural Networks (IJCNN2008), 2008.
12. M. M. Khan, D. Lester, L. Plana, A. Rast, X. Jin, E. Painkras, and S. Furber, "SpiNNaker: Mapping neural networks onto a massively-parallel chip multiprocessor," in Proc. 2008 Int'l Joint Conf. on Neural Networks (IJCNN2008), 2008.
13. A. Brown, D. Lester, L. Plana, S. Furber, and P. Wilson, "SpiNNaker: The design automation problem," in Proc. 2008 Int'l Conf. Neural Information Processing (ICONIP 2008). Springer-Verlag, 2009.
14. T. Daud, T. Duong, M. Tran, H. Langenbacher, and A. Thakoor, "High resolution synaptic weights and hardware-in-the-loop learning," in Proc. SPIE, vol. 2424, 1995, pp. 489-500.
15. H.-P. Wang, E. Chicca, G. Indiveri, and T. J. Sejnowski, "Reliable computation in noisy backgrounds using real-time neuromorphic hardware," in Proc. 2007 IEEE Biomedical Circuits and Systems Conf. (BIOCAS2007), 2008, pp. 71-34.
16. P. Dayan and L. Abbott, Theoretical Neuroscience. Cambridge: MIT Press, 2001.
17. D. Durstewitz, "Implications of synaptic biophysics for recurrent network dynamics and active memory," Neural Networks, vol. 22, no. 8, pp. 1189-1200, Oct. 2009.
18. H. Z. Shouval, M. F. Bear, and L. N. Cooper, "A unified model of NMDA receptor-dependent bidirectional synaptic plasticity," Proc. Nat. Acad. Sci. USA, vol. 99, no. 16, pp. 10 831-10 836, Aug. 2002.
19. M. Hartley, N. Taylor, and J. Taylor, "Understanding spike-time-dependent plasticity: A biologically motivated computational model," Neurocomputing, vol. 69, no. 16, pp. 2005-2016, Jul. 2006.
20. G. Bi and M. Poo, "Synaptic Modifications in Cultured Hippocampal Neurons: Dependence on Spike Timing, Synaptic Strength, and Postsynaptic Cell Type," J. Neurosci., vol. 18, no. 24, pp. 10 464-10 472, Dec. 1998.
21. D. Goodman and R. Brette, "Brian: a simulator for spiking neural networks in Python," Frontiers in Neuroinformatics, vol. 2, no. 5, Nov 2008.
22. E. M. Izhikevich and F. Hoppensteadt, "Polychronous wavefront computations," International Journal of Bifurcation and Chaos, vol. 19, pp. 1733-1739, 2009.