Implementing learning on the SpiNNaker universal neural chip multiprocessor

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 5863 LNCS, Issue PART 1, 2009, Pages 425-432

  Jin, Xin ^a   Rast, Alexander ^a   Galluppi, Francesco ^a   Khan, Mukaram ^a   Furber, Steve ^a  

^a UNIVERSITY OF MANCHESTER   (United Kingdom)

Author keywords

Event Driven; Learning; Neural; Spiking; SpiNNaker; STDP

Indexed keywords

CHIP MULTIPROCESSOR; DATA REPRESENTATIONS; EVENT DRIVEN; EVENT MODEL; HIGH-PERFORMANCE HARDWARE; LEARNING MODELS; LEARNING RULES; MULTI-CHIP; NEURAL CHIPS; NEURAL HARDWARE; NEURAL SIMULATIONS; ON-CHIP LEARNING; RE-CONFIGURABLE;

DATA PROCESSING; MULTIPROCESSING SYSTEMS;

NEURAL NETWORKS;

EID: 76649135818     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-642-10677-4_48     Document Type: Conference Paper

References (12)

1. Maguire, L., McGinnity, T.M., Glackin, B., Ghani, A., Belatreche, A., Harkin, J.: Challenges for large-scale implementations of spiking neural networks on fpgas. Neurocomputing 71(1-3), 13-29 (2007)
2. Rast, A., Yang, S., Khan, M.M., Furber, S.B.: Virtual Synaptic Interconnect Using an Asynchronous Network-on-Chip. In: Proc. 2008 Int'l Joint Conf. Neural Networks (IJCNN2008), pp. 2727-2734 (2008)
3. Gerstner, W., Kempter, R., van Hemmen, J.L., Wagner, H.: A Neuronal Learning Rule for Sub-millisecond Temporal Coding. Nature 383(6595), 76-78 (1996)
4. Song, S., Miller, K.D., Abbott, L.F.: Competitive hebbian learning through spike-timing-dependent synaptic plasticity. Nature Neuroscience 3, 919-926 (2000)
5. Plana, L.A., Furber, S.B., Temple, S., Khan, M.M., Shi, Y., Wu, J., Yang, S.: A GALS Infrastructure for a Massively Parallel Multiprocessor. IEEE Design & Test of Computers 24(5), 454-463 (2007)
6. Izhikevich, E.: Simple Model of Spiking Neurons. IEEE Trans. Neural Networks 14, 1569-1572 (2003)
7. Jin, X., Furber, S.B., Woods, J.V.: Efficient Modelling of Spiking Neural Networks on a Scalable Chip Multiprocessor. In: Proc. 2008 Int'l Joint Conf. Neural Networks (IJCNN 2008), pp. 2812-2819 (2008)
8. Rast, A., Jin, X., Khan, M.M., Furber, S.: The Deferred Event Model for Hardware-Oriented Spiking Neural Networks. In: Köppen, M., Kasabov, N., Coghill, G. (eds.) ICONIP 2008. LNCS, vol. 5507, pp. 1057-1064. Springer, Heidelberg (2009)
9. Masquelier, T., Guyonneau, R., Thorpe, S.J.: Competitive STDP-based spike pattern learning. Neural Computation 21(5), 1259-1276 (2009)
10. Izhikevich, E.: Polychronization: Computation with spikes. Neural Computation 18(2), 245-282 (2006)
11. Khan, M., Painkras, E., Jin, X., Plana, L., Woods, J., Furber, S.: System level modelling for SpiNNaker CMP system. In: Proc. 1st International Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools RAPIDO 2009 (2009)
12. Bi, G., Poo, M.: Synaptic modifications in cultured hippocampal neurons: dependence on spike timing, synaptic strength, and postsynaptic cell type. J. Neuro-science 18(24), 10464-10472 (1998)