Application-specific MPSoC reliability optimization

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 16, Issue 5, 2008, Pages 603-608

  Gu, Zhenyu ^a   Zhu, Changyun ^c   Shang, Li ^d   Dick, Robert P ^b  

^a Synplicity Inc   (United States)

^b Northwestern University   (United States)

^c QUEEN S UNIVERSITY   (Canada)

^d UNIVERSITY OF COLORADO   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; EMBEDDED SYSTEMS; MULTIPROCESSING SYSTEMS; REDUNDANCY; RELIABILITY ANALYSIS;

MULTIPROCESSOR SYSTEM-ON-CHIP (MPSOC); TEMPERATURE-AWARE OPTIMIZATION; THERMAL PROFILE;

MICROPROCESSOR CHIPS;

EID: 42649100994     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2008.917574     Document Type: Article

References (10)

1. A. K. Coskun, T. S. Rosing, K. Mihic, G. DeMicheli, and Y. Leblebici, "Analysis and optimization of MPSoC reliability," J. Low Power Electron., pp. 56-69, Apr. 2006.
2. J. Srinivasan, S. V. Adve, P. Bose, and J. A. Rivers, " Exploiting structural duplication for lifetime reliability enhancement," in Proc. Int. Symp. Comput. Arch., Jun. 2005, pp. 520-531.
3. B. Dave, G. Lakshminarayana, and N. K. Jha, "COSYN: Hardware-software co-synthesis of embedded systems," in Proc. Des. Autom. Conf., Jun. 1997, pp. 703-708.
4. Y. Xie, L. Li, M. Kandemir, N. Vijaykrishnan, and M. J. Irwin, " Reliability-aware co-synthesis for embedded systems," in Proc. Int. Conf. Appl.-Specific Syst., Arch., Process., Sep. 2004, pp. 41-50.
5. M. Glaß, M. Lukasiewycz, T. Streichert, C. Haubelt, and J. Teich, "Reliability-aware system synthesis," in Proc. Des., Autom. Test Eur. Conf., Apr. 2007, pp. 1-6.
6. Joint Electron Device Engineering Council, Arlington, VA, "Failure mechanisms and models for semiconductor devices," JEDEC Pub. JEP 122-B, Aug. 2003.
7. Y. Yang, Z. Gu, C. Zhu, R. P. Dick, and L. Shang, "ISAC: Integrated space and time adaptive chip-package thermal analysis," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 26, no. 1, pp. 86-99, Jan. 2007.
8. EEMBC, Sunnyvale, CA, "Embedded microprocessor benchmark consortium," 1997 [Online], Available: http://www.eembc.org
9. R. P. Dick, D. L. Rhodes, and W. Wolf, "TGFF: Task graphs for free," in Proc. Int. Workshop Hardw./Softw. Co-Des., Mar. 1998, pp. 97-101.
10. R. P. Dick, "Multiobjective synthesis of low-power real-time distributed embedded systems," Ph.D. dissertation, Dept. Elect. Eng., Princeton Univ., Princeton, NJ, Jul. 2002.