Automatic abstraction of RTL IPs into equivalent TLM descriptions

IEEE Transactions on Computers

Volumn 60, Issue 12, 2011, Pages 1730-1743

  Bombieri, N ^a   Fummi, F ^a   Pravadelli, G ^a  

^a UNIVERSITY OF VERONA   (Italy)

Author keywords

embedded systems; TLM design; Transaction level modeling

Indexed keywords

AUTOMATIC ABSTRACTIONS; CORRECT-BY-CONSTRUCTION; FORMAL DEFINITION; MODELING AND VERIFICATIONS; MODERN EMBEDDED SYSTEMS; REGISTER TRANSFER LEVEL; TRANSACTION LEVEL; TRANSACTION LEVEL MODELING;

ABSTRACTING; EMBEDDED SYSTEMS;

DESIGN;

EID: 84865223038     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/TC.2010.187     Document Type: Article

References (27)

1. L. Cai and D. Gajski, "Transaction Level Modeling: An Overview," Proc. First IEEE/ACM/IFIP Int'l Conf. Hardware/Software Codesign and System Synthesis (CODES+ISSS), pp. 19-24, 2003.
2. F. Balarin and R. Passerone, "Specification, Synthesis, and Simulation of Transactor Processes," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 26, no. 10, pp. 1749-1762, Oct. 2007. (Pubitemid 47483017)
3. N. Bombieri, N. Deganello, and F. Fummi, "Integrating RTL IPs into TLM Designs through Automatic Transactor Generation," Proc. Conf. Design, Automation and Test in Europe (DATE), pp. 15-20, 2008.
4. M. Fujita, "Equivalence Checking between Behavioral and RTL Descriptions with Virtual Controllers and Datapaths," ACM Trans. Design Automation of Electronic Systems , vol. 10, no. 4, pp. 610-626, 2005. (Pubitemid 43909215)
5. R. Drechsler and D. Grosse, "System Level Validation Using Formal Techniques," IEE Proc.-Computer and Digital Techniques, vol. 152, no. 3, pp. 393-406, 2005. (Pubitemid 41048276)
6. C.-J. Seger, R. Jones, J. O'Leary, T. Melham, M. Aagaard, C. Barrett, and D. Syme, "An Industrially Effective Environment for Formal Hardware Verification," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 24, no. 9, pp. 1381-1405, Sept. 2005.
7. R. Drechsler and S. Höreth, "Gatecomp: Equivalence Checking of Digital Circuits in an Industrial Environment," Proc. Fifth Int'l Workshop Boolean Problems, 2002.
8. A. Mishchenko, M. Case, R. Brayton, and S. Jang, "Scalable and Scalably-Verifiable Sequential Synthesis," Proc. ACM/IEEE Int'l Conf. Computer-Aided Design (ICCAD), pp. 234-241, 2008.
9. H. Savoj, D. Berthelot, A. Mishchenko, and R. Brayton, "Combinational Techniques for Sequential Equivalence Checking," Proc. 19th ACM/IEEE Int'l Workshop Logic and Synthesis (IWLS), 2010.
10. D. Anastasakis, R. Damiano, H.-K. Mah, and T. Stanion, "A Practical and Efficient Method for Compare-Point Matching," Proc. 39th ACM/IEEE Ann. Design Automation Conf. (DAC), pp. 305-310, 2002.
11. J.R. Burch and V. Singhal, "Robust Latch Mapping for Combinational Equivalence Checking," Proc. IEEE/ACM Int'l Conf. Computer-Aided Design (ICCAD), pp. 563-569, 1998.
12. S. Vasudevan, V. Viswanath, J. Abraham, and J. Tu, "Automatic Decomposition for Sequential Equivalence Checking of System Level and RTL Descriptions," Proc. Fourth ACM and IEEE Int'l Conf. Formal Methods and Models Co-Design (MEMOCODE), pp. 71-80, 2006. (Pubitemid 351410293)
13. D. Kroening and E. Clarke, "Checking Consistency of C and Verilog Using Predicate Abstraction and Induction," Proc. IEEE/ACM Int'l Conf. Computer-Aided Design (ICCAD), pp. 66-72, 2004. (Pubitemid 40449215)
14. A. Koelbl, Y. Lu, and A. Mathur, "Embedded Tutorial: Formal Equivalence Checking between System-Level Models and RTL," Proc. IEEE/ACM Int'l Conf. Computer-Aided Design (ICCAD), pp. 965-971, 2005.
15. P. Chauhan, D. Goyal, G. Hasteer, A. Mathur, and N. Sharma, "Non-Cycle-Accurate Sequential Equivalence Checking," Proc. 46th ACM/IEEE Design Automation Conf. (DAC), pp. 460-465, 2009.
16. N. Bombieri, F. Fummi, G. Pravadelli, and J. Marques-Silva, "Towards Equivalence Checking between TLM and RTL Models," Proc. Fifth IEEE/ACM Int'l Conf. Formal Methods and Models for Codesign (MEMOCODE), pp. 113-122, 2007. (Pubitemid 47439947)
17. G. Di. Guglielmo, F. Fummi, C. Marconcini, and G. Pravadelli, "EFSM Manipulation to Increase High-Level ATPG Efficiency," Proc. Seventh Int'l Symp. Quality Electronic Design (ISQED), 2006.
18. D. Gajski, J. Zhu, and R. Domer, "Essential Issue in Codesign," Technical Report ICS-97-26, Univ. of California, Irvine, 1997.
19. K.-T. Cheng and A.S. Krishnakumar, "Automatic Generation of Functional Vectors Using the Extended Finite State Machine Model," ACM Trans. Design Automation of Electronic Systems, vol. 1, no. 1, pp. 57-79, 1996. (Pubitemid 126767530)
20. OSCI, http://www.systemc.org, 2009.
21. TLM-2.0, OSCI TLM-2.0 Language Reference Manual, Open SystemC Organization Initiative, http://www.systemc.org, 2009.
22. W. Ecker, V. Esen, and M. Hull, "Execution Semantics and Formalisms for Multi-Abstraction TLM Assertions," Proc. Fourth ACM and IEEE Int'l Conf. on Formal Methods and Models for Co-Design (MEMOCODE), pp. 93-79, 2006.
23. L. Lamport, "Time, Clocks, and the Ordering of Events in a Distributed System," Comm. ACM, vol. 21, no. 7, pp. 558-565, 1978. (Pubitemid 8615486)
24. ESD Group, Univ. of Verona, EDALab s.r.l. "A2T." http://hifsuite.edalab.it, 2010.
25. M. Borgatti, A. Capello, U. Rossi, J.-L. Lambert, I. Moussa, F. Fummi, and G. Pravadelli, "An Integrated Design and Verification Methodology for Reconfigurable Multimedia System," Proc. Conf. Design, Automation and Test in Europe (DATE), pp. 266-271, 2005. (Pubitemid 44172244)
26. Politecnico di Torino "ITC-99 Benchmarks," http://www.cad. polito.it/tools/itc99.html, 1999.
27. Coconut Project: Final Report, http://www.coconut-project.eu/files/FP7- 2007-IST-1-217069-Coconut-D7.1.pdf, 2010.