Execution semantics and formalisms for multi-abstraction TLM assertions

Proceedings - Fourth ACM and IEEE International Conference on Formal Methods and Models for Co-Design, MEMOCODE'06

Volumn , Issue , 2006, Pages 93-102

  Ecker, Wolfgang ^a   Esen, Volkan ^b   Steininger, Thomas ^b   Velten, Michael ^b   Hull, Michael ^c  

^a INFINEON TECHNOLOGIES AG   (Germany)

^b DARMSTADT UNIVERSITY OF TECHNOLOGY   (Germany)

^c UNIVERSITY OF SOUTHAMPTON   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

ABSTRACTING; COMPUTATIONAL METHODS; COMPUTER HARDWARE; MATHEMATICAL MODELS; VERIFICATION;

ELECTRONIC SYSTEM LEVEL (ESL); EXECUTION SEMANTICS; HARDWARE DESIGN;

SEMANTICS;

EID: 34548813299     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/memcod.2006.1695910     Document Type: Conference Paper

References (20)

1. Accellera. Open Verification Library. http://www.accellera.org/ activities/ovl/.
2. Accellera. SystemVerilog LRM. http://www.systemverilog.org/ SystemVerilog_3.1 a.pdf.
3. E. Cerny. Personal discussions yet to be published.
4. X. Chen, Y. Luo, H. Hsieh, L. Bhuyan, and F. Balarin. Assertion based verification and analysis of network processor architectures. Design Automation for Embedded Systems, 2004.
5. J. A. Colgan and P. Hardee. Advancing Transaction Level Modeling (TLM): Linking the OSCI and OCP-IP Worlds at Transaction Level. http://www.opensystemspublishing.com/whitepapers/colgan.and_hardee/.
6. R. Edelman, B. Cox, and M. Glasser. Debugging SoC Designs with Transactions. http://www.us.design-reuse.com/articles/article9899.html.
7. H. Foster, A. Krolnik, and D. Lacey. Assertion-Based Design. Kluwer Academic Publishers, Norwell, 2003.
8. H. Foster, E. Marschner, and Y. Wolfsthal. IEEE 1850 PSL: The Next Generation, http://www.pslsugar.org/papers/ ieee1850psl-the-next_generation. pdf.
9. D. Große and R. Drechsler. Formal verification of ltl formulas for systemc designs. In International Symposium on Circuits and Systems, volume 5, pages 245-248, May 2003.
10. A. Habibi and S. Tahar. Assertion and model checking of systemc. In North American SystemC Users Group Meeting, San Diego, California, USA, June 2004.
11. A. Habibi and S. Tahar. On the extension of systemc by systemverilog assertions. In Canadian Conference on Electrical & Computer Engineering, volume 4, pages 1869-1872, Niagara Falls, Ontario, Canada, May 2004.
12. A. Habibi and S. Tahar. Towards an efficient assertion based verification of systemc designs. In In Proc. of the High Level Design Validation and Test Workshop, pages 19-22, Sonoma Valley, California, USA, November 2004.
13. G. Martin. Systemc and the future of design languages: Opportunities for users and research. In 16th Symposium on Integrated Circuits and Systems Design, pages 61-62, 2003.
14. Mentor Graphics. 0-in CheckerWare. http://www.mentor.com/products/ fv/cdv/checkerware/index.cfm.
15. M. Moy, F. Maraninchi, and L. Maillet-Contoz. LusSy: A toolbox for the analysis of systems-on-a-chip at the transactional level. In Fifth International Conference on Application of Concurrency to System Design, June 2005.
16. B. Niemann and C. Haubelt. Assertion based verification of transaction level models. In ITG/GI/GMM Workshop, volume 9, pages 232-236, Dresden, Germany, February 2006.
17. T. Peng and B. Baruah. Using assertion-based verification classes with systemc verification library. Synopsys Users Group, Boston, 2003.
18. A. Rose, S. Swan, J. Pierce, and J. M. Fernandez. Transaction Level Modeling in SystemC. http://www.systemc.org.
19. Synopsys. Open Vera Assertions.http://www.synopsys.com/products/ simulation/assertion_based.wp.html.
20. R. J. Weiss, J. Ruf, T. Kropf, and W. Rosenstiel. Efficient and customizable integration of temporal properties into systemc. Lausanne, Switzerland, September 2005.