Equivalence checking between behavioral and RTL descriptions with virtual controllers and datapaths

ACM Transactions on Design Automation of Electronic Systems

Volumn 10, Issue 4, 2005, Pages 610-626

  Fujita, Masahiro ^a  

^a UNIVERSITY OF TOKYO   (Japan)

Author keywords

Behavior synthesis; Equivalence checking; Formal verification; High level synthesis

Indexed keywords

EID: 33745183745     PISSN: 10844309     EISSN: 10844309     Source Type: Journal    
DOI: 10.1145/1109118.1109121     Document Type: Conference Paper

References (22)

1. ABDI, S., PENG, J., YU, H., SHIN, D., GEESTLAUER, A., DOMER, R., AND GAJSKI, D. 2003. System-on-Chip Enviornment: Tutorial. Tech. Rep. CECS-TR-03-41. University of California, Irvine, Irvine, CA.
2. ANDERSON, P., REPS, T., TEITELBAUM, T., AND ZARINS, M. 2003. Tool support for fine-grained software inspection. IEEE Softw. 20, 4, 42-50.
3. BALL, T. AND RAJAMANI, S. K. 2000. Boolean programs: A model and process for software analysis. In Proceedings of the Workshop on Advances in Verification.
4. BRYANT, R. 1986. Graph-based algorithms for Boolean function manipulation. IEEE Trans. Comput. C-35, 8, 677-691.
5. CLARKE, E. M., FUJITA, M., RAJAN, S. P., REPS, T., SHANKAR, S., AND TEITELBAUM, T. 1999. Program slicing for VHDL. In Proceedings of the Conference on Correct Hardware Design and Verification Methods. Lecture Notes in Computer Science, vol. 1703. Springer-Verlag, Berlin, Germany, pp. 298-312.
6. CLARKE, E., KROENING, D., AND YORAV, K. 2003. Behavioral consistency of C and Verilog programs using bounded model checking. In Proceedings of the Design Automation Conference. ACM, New York, pp. 368-371.
7. CODESURFER. http://www.grammatech.com/products/codesurfer/.
8. CURRIE, D. W., HU, A. J., RAJAN, S., AND FUJITA, M. 2000. Automatic formal verification of DSP software. In Proceedings of the Design Automation Conference. ACM, New York, pp. 130-135.
9. FUJITA, M. AND NAKAMURA, H. 2001. The standard SpecC language. In Proceedings of the International Symposium on System Synthesis. ACM, New York, pp. 81-86.
10. GAJSKI, D., ZHU, J., DOMER, R., GERSTLAUER, A., AND ZHAO, S. 2000. SpecC: Specification language and Methodology. Kluwer Academic Publishers, 336 p. ISBN: 0-7923-7822-9.
11. JAIN, J., MUKHERJEE, R., AND FUJITA, M. 1995. Advanced verification technique based on learning. In Proceedings of the Automation Conference. ACM, New York, pp. 420-426.
12. KUEHLMANN, A. AND KROHM, F. 1995. Equivalence checking using cuts and heaps. In Proceedings of the Design Automation Conference. ACM, New York, pp. 263-268.
13. MATSUMOTO, T., SAITO, H., AND FUJITA, M. 2004. An equivalence checking methods for C descriptions based on symbolic simulation with textual difference. In Proceedings of the IASTED International Conference on Advances in Computer Science and Technology. ACTA Press, Calgary, Canada.
14. MOSKEWICZ, M. W., MADIGAN, C. F., ZHAO, Y. ZHANG, L. AND MALIK, S. 2001. Chaff: Engineering an efficient SAT solver. In Proceedings of the Design Automation Conference. ACM, New York.
15. RITTER, G. 2000. Formal sequential equivalence checking of digital systems by symbolic simulation. Ph.D. dissertation. Darmastadt University of Technology and Université Joseph Fourier.
16. RITTER, G., EVEKING, H., AND HINRICHSEN, H. 1999. Formal verification of designs with complex control by symbolic simulation. In Proceedings of the Conference on Correct Hardware Design and Verification Methods. Lecture Notes in Computer Science, vol. 1703, Springer-Verlag, Berlin, Germany, pp. 234-249.
17. SEMERIA, L., SEAWRIGHT, A., MEHRA, R., NG, D., EKANAYAKE, A., AND PANGRLE, B. 2002. C-based RTL methodology for designing and verifying a multi-threaded processor. In Proceedings of the Design Automation Conference. ACM, New York, pp. 123-128.
18. SPECC. http://www.cecs.uci.edu/~specc/.
19. SoC ENVIRONMENT. University of California, Irvine, Irvine, CA. http://www.cecs.uci.edu/~cad/sce.html.
20. STUMP, A., BARRET, C., AND DILL, D. 2002. CVC: A Cooperating Validity Checker. In Proceedings of the of International Conference on Computer-Aided Verification. Lecture Notes in Computer Science, vol. 2404, Springer-Verlag, Berlin, Germany.
21. TANABE, K., SASAKI, S., AND FUJITA, M. 2004. Program slicing for system level designs in SpecC. In Proceedings of the IASTED International Conference on Advances in Computer Science and Technology. ACTA Press, Calgary, Canada.
22. WEISER, M. 1979. Program Slices: Formal, Psychological, and Practical Investigations of an Automatic Program Abstraction. ACM, New York.