Locality and utility co-optimization for practical capacity management of shared last level caches

Proceedings of the International Conference on Supercomputing

Volumn , Issue , 2012, Pages 279-289

  Zhan, Dongyuan ^a   Jiang, Hong ^a   Seth, Sharad C ^a  

^a UNIVERSITY OF NEBRASKA LINCOLN   (United States)

Author keywords

Chip multiprocessors; Locality utility co optimization; Practical capacity management; Shared last level caches

Indexed keywords

ASSOCIATIVITY; CAPACITY MANAGEMENT; CHIP MULTIPROCESSOR; CO-OPTIMIZATION; EXPERIMENTAL OBSERVATION; INTERVAL PREDICTION; MAIN MEMORY; PERFORMANCE GAPS; PERFORMANCE IMPROVEMENTS; PROCESSING CORE; REPLACEMENT POLICY; SHARED LAST LEVEL CACHES; STORAGE COSTS; STORAGE OVERHEAD; THROUGHPUT IMPROVEMENT; UTILITY OPTIMIZATIONS;

CACHE MEMORY; FORECASTING; MICROPROCESSOR CHIPS; OPTIMIZATION; SHIPS;

CAPACITANCE;

EID: 84864031894     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2304576.2304615     Document Type: Conference Paper

References (26)

1. Iñigo Goiri, Josep Oriol Fitó, Ferran Julià, Ramon Nou, Josep Lluis Berral, Jordi Guitart, and Jordi Torres. Multifaceted Resource Management for Dealing with Heterogeneous Workloads in Virtualized Data Centers. In Proceedings of the 11th ACM/IEEE International Conference on Grid Computing, pages 25-32, October 2010.
2. Aamer Jaleel, William Hasenplaugh, Moinuddin K. Qureshi, Julien Sebot, Simon C. Steely Jr., and Joel S. Emer. Adaptive Insertion Policies for Managing Shared Caches. In Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques, pages 208-219, October 2008.
3. Samira M. Khan, Daniel A. Jiménez, Doug Burger, and Babak Falsafi. Using Dead Blocks as a Virtual Victim Cache. In Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques, pages 489-500, September 2010.
4. Aamer Jaleel, Eric Borch, Malini Bhandaru, Simon C. Steely Jr., and Joel Emer. Achieving Non-Inclusive Cache Performance with Inclusive Caches: Temporal Locality Aware (TLA) Cache Management Policies. In Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, pages 151-162, December 2010.
5. R. Manikantan, K. Rajan, and R. Govindarajan. NUcache: An Efficient Multicore Cache Organization Besed on Next-Use Distance. In Proceedings of the 17th International Symposium on High Performance Computer Architecture, pages 243-254, February 2011.
6. Moinuddin K. Qureshi and Yale N. Patt. Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches. In Proceedings of the 39th IEEE/ACM International Symposium on Microarchitecture, pages 423-432, December 2006. (Pubitemid 351337015)
7. Yuejian Xie and Gabriel H. Loh. PIPP: Promotion/Insertion Pseudo-Partitioning of Multi-Core Shared Caches. In Proceedings of the 36th International Symposium on Computer Architecture, pages 174-183, June 2009.
8. Aamer Jaleel, Kevin B. Theobald, Simon C. Steely Jr., and Joel Emer. High Performance Cache Replacement Using Re-Reference Interval Prediction (RRIP). In Proceedings of the 37th International Symposium on Computer Architecture, pages 60-71, June 2010.
9. Carole-Jean Wu, Aamer Jaleel, Will Hasenplaugh, Margaret Martonosi, Simon C. Steely Jr., and Joel Emer. SHiP: Signature-Based Hit Predictor for High Performance Caching. In Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, pages 430-441, December 2011.
10. Moinuddin K. Qureshi, Aamer Jaleel, Yale N. Patt, Simon C. Steely Jr., and Joel Emer. Adaptive Insertion Policies for High Performance Caching. In Proceedings of the 34th International Symposium on Computer Architecture, pages 381-391, June 2007. (Pubitemid 47582119)
11. R. L. Mattson, J. Gecsei, D. Slutz, and I. L. Traiger. Evaluation Techniques for Storage Hierarchies. IBM System Journal, 9(2):78-117, June 1970.
12. Derek Chiou, Srinivas Devadas, Larry Rudolph, Boon S. Ang, Derek Chiouy, Derek Chiouy, Larry Rudolphy, Larry Rudolphy, Srinivas Devadasy, Srinivas Devadasy, Boon S. Angz, and Boon S. Angz. Dynamic Cache Partitioning via Columnization. In MIT CSAIL Computation Structures Group Memo 430, pages 1-22, November 1999.
13. Nathan L. Binkert, Ronald G. Dreslinski, Lisa R. Hsu, Kevin T. Lim, Ali G. Saidi, and Steven K. Reinhardt. The M5 Simulator: Modeling Networked Systems. IEEE Micro, 26(4):52-60, July 2006. (Pubitemid 46504889)
14. M. V. Ramakrishna, E. Fu, and E. Bahcekapili. Efficient Hardware Hashing Functions for High Performance Computers. IEEE Transactions on Computers, 46:1378-1381, December 1997. (Pubitemid 127760657)
15. Seongbeom Kim, Dhruba Chandra, and Yan Solihin. Fair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture. In Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques, pages 111-122, September 2004.
16. Kyle J. Nesbit, James Laudon, and James E. Smith. Virtual Private Caches. In Proceedings of the 34th International Symposium on Computer Architecture, pages 57-68, June 2007. (Pubitemid 47582091)
17. Xing Zhou, Wenguang Chen, and Weimin Zheng. Cache Sharing Management for Performance Fairness in Chip Multiprocessors. In Proceedings of the 18th International Conference on Parallel Architectures and Compilation Techniques, pages 384-393, September 2009.
18. Changkyu Kim, Doug Burger, and Stephen W. Keckler. An Adaptive, Non-Uniform Cache Structure for Wire-Delay Dominated on-Chip Caches. In Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 211-222, March 2002. (Pubitemid 44892235)
19. Michael Zhang and Krste Asanovic. Victim Replication: Maximizing Capacity while Hiding Wire Delay in Tiled Chip Multiprocessors. In Proceedings of the 32nd International Symposium on Computer Architecture, pages 336-345, June 2005. (Pubitemid 41543452)
20. Bradford M. Beckmann, Michael R. Marty, and David A. Wood. ASR: Adaptive Selective Replication for CMP Caches. In Proceedings of the 39th IEEE/ACM International Symposium on Microarchitecture, pages 443-454, Decebmer 2006. (Pubitemid 351337017)
21. Sangyeun Cho and Lei Jin. Managing Distributed, Shared L2 Caches through OS-Level Page Allocation. In Proceedings of the 39th IEEE/ACM Internationl Symposium on Microarchitecture, pages 455-468, December 2006.
22. Jiang Lin, Qingda Lu, Xiaoning Ding, Zhao Zhang, Xiaodong Zhang, and P. Sadayappan. Gaining Insights into Multicore Cache Partitioning: Bridging the Gap between Simulation and Real Systems. In Proceedings of the 14th International Symposium on High Performance Computer Architecture, pages 367-378, Febuary 2008.
23. Manu Awasthi, Kshitij Sudan, Rajeev Balasubramonian, and John B. Carter. Dynamic Hardware-Assisted Software-Controlled Page Placement to Manage Capacity Allocation and Sharing within Large Caches. In Proceedings of the 15th International Symposium on High Performance Computer Architecture, pages 250-261, February 2009.
24. Mainak Chaudhuri. PageNUCA: Selected Policies for Page-Grain Locality Management in Large Shared Chip-Multiprocessor Caches. In Proceedings of the 15th International Symposium on High Performance Computer Architecture, pages 227-238, February 2009.
25. Nikos Hardavellas, Michael Ferdman, Babak Falsafi, and Anastasia Ailamaki. Reactive NUCA: Near-Optimal Block Placement and Replication in Distributed Caches. In Proceedings of the 36th International Symposium on Computer Architecture, pages 184-195, June 2009.
26. Eddy Z. Zhang, Yunlian Jiang, and Xipeng Shen. Does Cache Sharing on Modern CMP Matter to the Performance of Contemporary Multithreaded Programs? In Proceedings of the 15th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pages 203-212, January 2010.