Write performance improvement by hiding R drift latency in phase-change RAM

Proceedings - Design Automation Conference

Volumn , Issue , 2012, Pages 897-906

  Kim, Youngsik ^a   Yoo, Sungjoo ^a   Lee, Sunggu ^a  

^a Pohang University of Science and Technology (POSTECH)   (South Korea)

Author keywords

phase change RAM; R drift; write performance

Indexed keywords

IMPROVING SYSTEMS; MAIN MEMORY; NON-BLOCKING; PERFORMANCE IMPROVEMENTS; PHASE-CHANGE RAM; R DRIFT; WRITE PERFORMANCE;

COMPUTER AIDED DESIGN; DYNAMIC RANDOM ACCESS STORAGE;

BENCHMARKING;

EID: 84863549419     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2228360.2228520     Document Type: Conference Paper

References (26)

1. S. Dumas, "Mobile Memory Forum: LPDDR3 and WideIO," JEDEC Mobile Forum, June 2011.
2. International Technology Roadmap for Semiconductors (ITRS), available at www.itrs.net.
3. C. Villa, et al., "A 45nm 1Gb 1.8V Phase-Change Memory," Proc. ISSCC, 2010.
4. H. Chung, et al., "A 58nm 1.8V 1Gb PRAM with 6.4MB/s Program BW,"Proc. ISSCC, 2011.
5. EE Times, Samsung to ship MCP with phase-change, http://www.eetimes.com/ electronics-news/4088727/Samsung-to-ship-MCP-with-phase-change.
6. D. Ielmini, A. L. Lacaita, and D. Mantegazza, "Recovery and Drift Dynamics of Resistance and Threshold Voltages in Phase-Change Memories," IEEE Trans. on Electron Devices, vol. 54, no. 2, Feb. 2007.
7. Samsung Electronics, Datasheet 1Gb(64Mx16) LPDDR2-PRAM, 2010.
8. M. K. Qureshi, V. Srinivasan, and J. A. Rivers, "Scalable High Performance Main Memory System Using Phase-Change Memory Technology," Proc. ISCA, 2009.
9. G. Dhiman, R. Ayoub, and T. Rosing, "PDRAM: A Hybrid PRAM and DRAM Main Memory System," Proc. DAC, 2009.
10. H. Park, S. Yoo, and S. Lee, "Power Management of Hybrid DRAM/PRAM-based Main Memory," Proc. DAC, 2011.
11. B. C. Lee, et al., "Architecting Phase Change Memory as a Scalable DRAM Alternative," Proc. ISCA, 2009.
12. P. Zhou, et al., "A Durable and Energy Efficient Main Memory Using Phase Change Memory Technology," Proc. ISCA, 2009.
13. B. D. Yang, et al., "A Low Power Phase-Change Random Access Memory Using a Data-Comparison Write Scheme," Proc. ISCAS, 2007.
14. S. Cho and H. Lee, "Flit-N-Write: A Simple Deterministic Technique to Improve PRAM Write Performance, Energy and Endurance," Proc. MICRO, 2009.
15. M. K. Qureshi, et al., "Enhancing Lifetime and Security of PCM-Based Main Memory with Start-Gap Wear Leveling," Proc. MICRO, 2009.
16. N. H. Seong, et al., "Security Refresh: Prevent Malicious Wear-out and Increase Durability for Phase-Change Memory with Dynamically Randomized Address Mapping," Proc. ISCA, 2010.
17. J. Dong, et al., "Wear Rate Leveling: Lifetime Enhancement of PRAM with Endurance Variation," Proc. DAC, 2011.
18. S. Schechter, et al., "Use ECP, not ECC, for Hard Failures in Resistive Memories," Proc. ISCA, 2010.
19. N. Seong, et al., "SAFER: Stuck-At-Fault Error Recovery for Memories," Proc. MICRO, 2010.
20. M. K. Qureshi, et al., "Improving Read Performance of Phase Change Memories via Write Cancellation and Write Pausing," Proc. HPCA, 2010.
21. JEDEC Standard, Low Power Double Data Rate 2 (LPDDR2), JESD209-2E, April 2011.
22. K. Lee, et al., "A 90nm 1.8V 512Mb Diode-Switch PRAM with 266MB/s Read Throughput," IEEE J. Solid-State Circuits, vol. 43, no. 1, pp. 150-162, Jan. 2008.
23. D. Kroft, "Lockup-free Instruction Fetch/Prefetch Cache Organization,"Proc. 8th Annual Symposium on Computer Architecture, 1981.
24. S. Rixner, et al., "Memory Access Scheduling," Proc. ISCA, 2000.
25. S. Li, et al., "McPAT: An Integrated Power, Area, and Timing Modeling Framework for Multicore and Manycore Architectures," Proc. MICRO, 2009.
26. C. Luk, et al., "Pin: Building Customized Program Analysis Tools with Dynamic Instrumentation," Proc. PLDI, June 2005.