Power management of hybrid DRAM/PRAM-based main memory

Proceedings - Design Automation Conference

Volumn , Issue , 2011, Pages 59-64

  Park, Hyunsun ^a   Yoo, Sungjoo ^a   Lee, Sunggu ^a  

^a Pohang University of Science and Technology (POSTECH)   (South Korea)

Author keywords

DRAM; phase change RAM; power; refresh

Indexed keywords

COMPUTER AIDED DESIGN; ENERGY UTILIZATION; NONVOLATILE STORAGE; PHASE CHANGE MEMORY; POWER MANAGEMENT;

ADAPTIVE METHODS; HYBRID MAIN MEMORY; LOW STAND-BY POWER; MEMORY ACCESS LATENCY; NON-VOLATILE MEMORY; PHASE CHANGE RAMS; POWER; REFRESH;

DYNAMIC RANDOM ACCESS STORAGE;

EID: 80052651181     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2024724.2024738     Document Type: Conference Paper

References (28)

1. M. Abdulla, and M. Greenberg, "Will Phase Change Memory (PCM) Replace DRAM or NAND Flash?," Flash Memory Summit, Aug. 2010.
2. Numonyx, "Phase Change Memory (PCM): A new memory technology to enable new memory usage models," available at www.numonyx.com/enus/ MemoryProducts/PCM/Pages/PCM.aspx.
3. E.E. Times, Samsung to ship MCP with phase-change, http://www.eetimes. com/electronics-news/4088727/Samsung-to-ship-MCP-withphase-change.
4. C. Villa, et al., "A 45nm 1Gb 1.8V Phase-Change Memory," Proc. ISSCC, 2010.
5. T. Nirschl, et al., "Write Strategies for 2 and 4-bit Multi-Level Phase-Change Memory," Proc. IEDM, 2007.
6. International Technology Roadmap for Semiconductors (ITRS), available at www.itrs.net.
7. B. C. Lee, et al., "Architecting Phase Change Memory as a Scalable DRAM Alternative," Proc. ISCA, 2009.
8. S. Jaxiras, et al., "Cache Decay: Exploiting Generational Behavior to Reduce Cache Leakage Power," Proc. ISCA, 2001.
9. M. Ghosh and H. S. Lee, "Smart Refresh: An Enhanced Memory Controller Design for Reducing Energy in Conventional and 3D Die-Stacked DRAMs," Proc. MICRO, 2007.
10. C. Wilkerson, et al., "Reducing Cache Power with Low-Cost, Multi-bit Error-Correcting Codes," Proc. ISCA, 2010.
11. J. Kim and M. C. Papaefthymiou, "Block-Based Multiperiod Dynamic Memory Design for Low Data-Retention Power," IEEE Trans. VLSI, vol. 11, no. 6, pp. 1006-1018, Dec. 2003.
12. R. K. Venkatesan, S. Herr, and E. Rotenberg, "Retention-Aware Placement in DRAM (RAPID): Software Methods for Quasi-Non-Volatile DRAM," Proc. HPCA, 2006.
13. P. G. Emma, et al., "Rethinking Refresh: Increasing Availability and Reducing Power in DRAM for Cache Applications," IEEE MICRO, pp.47-56, Nov-Dec, 2008.
14. H. Zhou, et al., "Adaptive Mode Control: A Static-Power-Efficient Cache Design," Proc. PACT, 2001.
15. J. Li and Y. Hwang, "Snug Set-Associative Caches," Proc. ISLPED, 2005.
16. Micron Technology Inc., "Calculating Memory System Power for DDR2," TN-47-04, www.micron.com/support/dram/power-calc.html.
17. I. Hur and C. Lin, "A Comprehensive Approach to DRAM Power Management," Proc. HPCA, 2008.
18. V. Delaluz, et al., "DRAM Energy Management Using Software and Hardware Directed Power Mode Control," Proc. HPCA, 2001.
19. X. Fan, C. Ellis, and A. Lebeck, "Memory Controller Policies for DRAM Power Management," Proc. ISLPED, 2001.
20. T. Hamamoto, S. Sugiura, and S. Sawada, "On the Retention time Distribution of Dynamic Random Access Memory (DRAM)," IEEE. Trans. on Electron Devices, vol. 45, no. 6, pp. 1300-1309, June 1998.
21. Y. Idei, et al., "Dual-Period Self-Refresh Scheme for Low-Power DRAMs with on-chip PROM mode register," IEEE J. Solid-State Circuits, vol. 33, pp. 253-259, Feb. 1998.
22. Y. Katayama, et al., "Fault-tolerant Refresh Power Reduction of DRAMs for Quasi-nonvolatile Data Retention," Proc. Int. Symposium on Defect and Fault Tolerant VLSI Systems, 1999.
23. M. K. Qureshi, V. Srinivasan, and J. A. Rivers, "Scalable High Performance Main Memory System Using Phase-Change Memory Technology," Proc. ISCA, 2009.
24. P. Zhou, et al., "A Durable and Energy Efficient Main Memory Using Phase Change Memory Technology," Proc. ISCA, 2009.
25. G. Dhiman, R. Ayoub, and T. Rosing, "PDRAM: A Hybrid PRAM and DRAM Main Memory System," Proc. DAC, 2009.
26. B. D. Yang, et al., "A Low Power Phase-Change Random Access Memory Using a Data-Comparison Write Scheme," Proc. ISCAS, 2007.
27. K. Lee, et al., "A 90nm 1.8V 512Mb Diode-Switch PRAM with 266MB/s Read Throughput," IEEE J. Solid-State Circuits, vol. 43, no. 1, pp. 150-162, Jan. 2008.
28. S. Rixner, et al., "Memory Access Scheduling," Proc. ISCA, 2000.