Wireless NoC as interconnection backbone for multicore chips: Promises and challenges

IEEE Journal on Emerging and Selected Topics in Circuits and Systems

Volumn 2, Issue 2, 2012, Pages 228-239

  Deb, Sujay ^a   Ganguly, Amlan ^b   Pande, Partha Pratim ^a   Belzer, Benjamin ^a   Heo, Deukhyoun ^a  

^a Washington State University   (United States)

^b Kate Gleason College of Engineering   (United States)

Author keywords

Bandwidth; energy dissipation; network on chip (NoC); wireless interconnect

Indexed keywords

EMBEDDED CORES; EMERGING TECHNOLOGIES; ENABLING TECHNOLOGIES; HIGH BANDWIDTH; MULTI-HOP LINKS; MULTICORE CHIPS; MULTIHOP; NETWORK ON CHIP; ON CHIP ANTENNA; ON CHIPS; PLANAR METAL; ROUTING PROBLEMS; SINGLE-HOP; SYSTEMS ON CHIPS; WIRELESS INTERCONNECTS; WIRELESS LINK;

BANDWIDTH; DESIGN; ELECTRONIC DATA INTERCHANGE; ENERGY DISSIPATION; SERVERS; VLSI CIRCUITS;

ROUTERS;

EID: 84862324710     PISSN: 21563357     EISSN: None     Source Type: Journal    
DOI: 10.1109/JETCAS.2012.2193835     Document Type: Article

References (37)

1. L. Benini and G. D. Micheli, "Networks on chips: A new SoC paradigm," IEEE Computer, vol. 35, no. 1, pp. 70-78, Jan. 2002. (Pubitemid 34069383)
2. A. Kumar et al., "Toward ideal on-chip communication using express virtual channels," IEEE Micro, vol. 28, no. 1, pp. 80-90, Jan./Feb. 2008. (Pubitemid 351447394)
3. J. Kim et al., "Flattened butterfly topology for on-chip networks," in Proc. 40th Annu. IEEE/ACM Int. Symp. Microarchitecture, 2007, pp. 172-182.
4. ITRS [Online]. Available: http://www.itrs.net/Links/2007ITRS/Home2007. htm, 2007
5. V. F. Pavlidis and E. G. Friedman, "3-D topologies for Network-on-Chip," IEEE Trans. Very Large Scale (VLSI) Syst., vol. 15, no. 10, pp. 1081-1090, Oct. 2007.
6. A. Shacham et al., "Photonic Network-on-Chip for future generations of chip multi-processors," IEEE Trans. Computers, vol. 57, no. 9, pp. 1246-1260, Sep. 2008.
7. D. Vantrease et al., "Corona: System implications of emerging nanophotonic technology," in Proc. IEEE Int. Symp. Comput. Architecture, Jun. 21-25, 2008, pp. 153-164.
8. Y. Pan et al., "Firefly: Illuminating future Network-on-Chip with nanophotonics," in Proc. 36th Int. Symp. Comput. Architecture (ISCA), 2009, pp. 429-440.
9. M. F. Chang et al., "CMP Network-on-Chip overlaid with multi-band RF-interconnect," in Proc. IEEE Int. Symp. High-Performance Comput. Architecture (HPCA), Feb. 16-20, 2008, pp. 191-202.
10. J. Lin et al., "Communication using antennas fabricated in silicon integrated circuits," IEEE J. Solid-State Circuits, vol. 42, no. 8, pp. 1678-1687, Aug. 2007.
11. K. Kempa et al., "Carbon nanotubes as optical antennae," Adv. Mater., vol. 19, pp. 421-426, 2007. (Pubitemid 46925436)
12. D. Zhao and Y. Wang, "SD-MAC: Design and synthesis of a hardware-efficient collision-free QoS-aware MAC protocol for wireless Network-on-Chip," IEEE Trans. Computers, vol. 57, no. 9, pp. 1230-1245, Sep. 2008.
13. B. A. Floyd et al., "Intra-chip wireless interconnect for clock distribution implemented with integrated antennas, receivers transmitters," IEEE J. Solid-State Circuits, vol. 37, no. 5, pp. 543-552, 2002. (Pubitemid 34678491)
14. S. Deb et al., "Enhancing performance of Network-on-Chip architectures with millimeter-wave wireless interconnects," in Proc. IEEE Int. Conf. ASAP, 2010, pp. 73-80.
15. A. More and B. Taskin, "Simulation based study of on-chip antennas for a reconfigurable hybrid 3-D wireless NoC," in Proc. IEEE Int. SoC Conf., Sep. 2010, pp. 447-452.
16. E. Seok and K. K. O, "Design rules for improving predictability of on-chip antenna characteristics in the presence of other metal structures," in Proc. IEEE Int. Interconnect Technol. Conf., Jun. 2005, pp. 120-122. (Pubitemid 41704286)
17. J. Branch et al., "Wireless communication in a flip-chip package using integrated antennas on silicon substrates," IEEE Electron Device Lett., vol. 26, no. 2, pp. 115-117, Feb. 2005. (Pubitemid 40210954)
18. X. Yu et al., "A wideband body-enabled millimeter-wave transceiver for wireless Network-on-Chip," in Proc. 54th IEEE Midwest Symp. Circuits Syst., Aug. 2011, pp. 1-4.
19. K. Chang et al., "Performance evaluation and design trade-offs for wireless Network-on-Chip architectures," ACM J. Emerg. Technol. Comput. Syst. (JETC), unpublished.
20. S. B. Lee et al., "A scalable micro wireless interconnect structure for CMPs," in Proc. ACM Annu. Int. Con. Mobile Comput. Network. (Mo-biCom), 2009, pp. 20-25.
21. B. G. Lee et al., "Ultrahigh-bandwidth silicon photonic nanowire waveguides for on-chip networks," IEEE Photon. Technol. Lett., vol. 20, no. 6, pp. 398-400, Mar. 2008. (Pubitemid 351386251)
22. A. Ganguly et al., "Scalable hybrid wireless Network-on-Chip architectures for multi-core systems," IEEE Trans. Computers, vol. 60, no. 10, pp. 1485-1502.
23. D. DiTomaso et al., "iWise: Inter-router wireless scalable express channels for Network-on-Chips (NoCs) architecture," in Proc. Annu. Symp. High Performance Interconnects, 2011, pp. 11-18.
24. D. J. Watts and S. H. Strogatz, "Collective dynamics of 'small-world' networks," Nature, vol. 393, pp. 440-442, 1998. (Pubitemid 28292183)
25. A. Ganguly et al., "Complex network inspired fault-tolerant NoC architectures with wireless links," in Proc. 5th ACM/IEEE Int. Symp. Networks-on-Chip, 2011, pp. 1485-1502.
26. B. Feero and P. P. Pande, "Networks-on-Chip in a three-dimensional environment: A performance evaluation," IEEE Trans. Computers, vol. 58, no. 1, pp. 32-45, Jan. 2009.
27. D. Zhao et al., "Design of multi-channel wireless NoC to improve on-chip communication capacity," in Proc. 5th ACM/IEEE Int. Symp. Networks-on-Chip, 2011, pp. 177-184.
28. A. Vidapalapati et al., "NoC architectures with adaptive code division multiple access based wireless links," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), May 2012.
29. C. Wang et al., "A wireless Network-on-Chip design for multicore platforms," in Proc. 19th Int. Euromicro Conf. Parallel, Distributed Network-Based Process., 2011, pp. 409-416.
30. U. Y. Ogras and R. Marculescu, "It's a small world after all: NoC performance optimization via long-range link insertion," IEEE Trans. Very Large Scale (VLSI) Syst., vol. 14, no. 7, pp. 693-706, Jul. 2006. (Pubitemid 44192223)
31. H. Chi and C. Tang, "A deadlock-free routing scheme for interconnection networks with irregular topology," in Proc. ICPADS, 1997, pp. 88-95.
32. S. Deb et al., "Design of an efficient NoC architecture using millimeter-wave wireless links," in Proc. IEEE Int. Symp. Quality Electron. Design (ISQED), Mar. 2012, pp. 165-172.
33. A. Kumar et al., "Token flow control," in Proc. 41st IEEE/ACM Int. Symp. Microarchitecture, 2008, pp. 342-353.
34. C. Teuscher, "Nature-inspired interconnects for self-assembled large-scale Network-on-Chip designs," Chaos, vol. 17, no. 2, p. 026106, 2007.
35. A. Ganguly et al., "A unified error control coding scheme to enhance the reliability of a hybrid wireless Network-on-Chip," in Proc. IEEE Int. Symp. Defect Fault Tolerance VLSI Nanotechnol. Syst., 2011, pp. 277-285.
36. A. Ganguly et al., "Crosstalk-aware channel coding schemes for energy efficient and reliable NoC interconnects," IEEE Trans. Very Large Scale (VLSI) Syst., vol. 17, no. 11, pp. 1626-1639, Nov. 2009.
37. L. P. Carloni et al., "Networks-on-Chip in emerging interconnect paradigms: Advantages and challenges," in Proc. 3rd ACM/IEEE Int. Symp. Networks-on-Chip, 2009, pp. 93-102.