BioThreads: A novel VLIW-based chip multiprocessor for accelerating biomedical image processing applications

IEEE Transactions on Biomedical Circuits and Systems

Volumn 6, Issue 3, 2012, Pages 257-268

  Stevens, David ^a   Chouliaras, Vassilios ^a   Azorin Peris, Vicente ^a   Zheng, Jia ^b   Echiadis, Angelos ^c   Hu, Sijung ^a  

^a LOUGHBOROUGH UNIVERSITY   (United Kingdom)

^b NATIONAL INSTITUTE FOR THE CONTROL OF PHARMACEUTICAL AND BIOLOGICAL PRODUCTS   (China)

^c Dialog Devices Ltd   (United Kingdom)

Author keywords

Biomedical image processing; field program mable gate arrays (FPGAs); imaging photoplethysmography (IPPG); microprocessors; multicore processing

Indexed keywords

BIO-MEDICAL IMAGE PROCESSING; BIOMEDICAL SIGNAL PROCESSING; BLOOD PERFUSION; CHIP MULTIPROCESSOR; CPU CORES; CUSTOM INSTRUCTION; EXECUTION TIME; EXPERIMENTAL SETUP; FPGA BOARDS; FPGA TECHNOLOGY; FPGA VENDORS; GATE ARRAYS; HARDWARE THREADS; HIGH SPEED IMAGE; LIVING TISSUES; MULTI CORE; OPEN-SOURCE; OXYGEN SATURATION; POSIX THREADS; PROCESSOR CORES; REAL TIME PERFORMANCE; SOFTWARE THREADS; STANDARD-CELL; SYSTEM ON CHIPS; THREAD LEVEL PARALLELISM;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); HARDWARE; IMAGE PROCESSING; MICROPROCESSOR CHIPS; MULTICORE PROGRAMMING; PHOTOPLETHYSMOGRAPHY; SYSTEMS ANALYSIS; TISSUE;

VERY LONG INSTRUCTION WORD ARCHITECTURE;

ALGORITHM; ARTICLE; COMPUTER; COMPUTER PROGRAM; ELECTRONICS; EQUIPMENT; EQUIPMENT DESIGN; HEART RATE; HUMAN; IMAGE PROCESSING; METHODOLOGY; PERFUSION; PHOTOELECTRIC PLETHYSMOGRAPHY; PHYSIOLOGIC MONITORING; SIGNAL PROCESSING;

ALGORITHMS; COMPUTERS; ELECTRONICS, MEDICAL; EQUIPMENT DESIGN; HEART RATE; HUMANS; IMAGE PROCESSING, COMPUTER-ASSISTED; MONITORING, PHYSIOLOGIC; PERFUSION; PHOTOPLETHYSMOGRAPHY; SIGNAL PROCESSING, COMPUTER-ASSISTED; SOFTWARE;

EID: 84861736696     PISSN: 19324545     EISSN: None     Source Type: Journal    
DOI: 10.1109/TBCAS.2011.2166962     Document Type: Article

References (42)

1. K. Rajan and L. M. Patnaik, "CBP and ART image reconstruction algorithms on media and DSP processors," Microprocess. Microsyst., vol. 25, pp. 233-238, 2001. (Pubitemid 32716120)
2. O. Dandekar and R. Shekhar, "FPGA-Accelerated deformable image registration for improved target-delineation during CT-guided interventions," IEEE Trans. Biomed. Circuits Syst., vol. 1, no. 2, pp. 116-127, 2007. (Pubitemid 350141712)
3. K. Wardell and G. E. Nilsson, "Duplex laser Doppler perfusion imaging," Microvasc. Res., vol. 52, pp. 171-182, 1996. (Pubitemid 26344912)
4. S. Srinivasan, B. W. Pogue, S. D. Jiang, H. Dehghani, C. Kogel, S. Soho, J. J. Gibson, T. D. Tosteson, S. P. Poplack, and K. D. Paulsen, "Interpreting haemoglobin and water concentration, oxygen saturation, and scattering measured in vivo by near infrared breast tomography," Proc. Natl. Academy Sciences USA, vol. 100, no. 21, pp. 12349-12354, 2003. (Pubitemid 37271563)
5. S. Hu, J. Zheng, V. A. Chouliaras, and R. Summers, "Feasibility of imaging photoplethysmography," in Proc. Conf. BioMedical Engineering and Informatics, Sanya, China, 2008, pp. 72-75.
6. P. Shi, V. Azorin Peris, A. Echiadis, J. Zheng, Y. Zhu, P. Y. S. Cheang, and S. Hu, "Non-contact reflection photoplethysmography towards effective human physiological monitoring," J Med. Biol. Eng., vol. 30, no. 30, pp. 161-167, 2010.
7. V. A. Chouliaras, J. L. Nunez, D. J. Mulvaney, F. Rovati, and D. Alfonso, "A multi-standard video accelerator based on a vector architecture," IEEE Trans. Consum. Electron., vol. 51, no. 1, pp. 160-167, 2005. (Pubitemid 40679190)
8. ARM Cortex M3 Processor Specification, Sep. 2010 [Online]. Available: http://www.arm.com/products/processors/cortex-m/cortexm3. php
9. Microblaze Processor Reference Guide, Doc. UG081 (v10.3), Oct. 2010 [Online]. Available: http://www.xilinx.com
10. D. Mattson and M. Christensson, "Evaluation of Synthesizable CPU Cores," Master's thesis, Dept. Computer Engineering, Chalmers Univ. Technology, Goteborg, Sweden, 2004.
11. V. A. Chouliaras and J. L. Nunez, "Scalar coprocessors for accelerating the G723.1 and G729A speech coders," IEEE Trans. Consum. Electron., vol. 49, no. 3, pp. 703-710, 2003.
12. N. Vassiliadis, G. Theodoridis, and S. Nikolaidis, "The ARISE reconfigurable instruction set extensions framework," in Proc. Intl Conf. Emb. Computer Systems: Architectures, Modelling and Simulation, Jul. 16-19, 2007, pp. 153-160.
13. Xilinx XPS Mailbox" V1.0a Data Sheet, Oct. 2010 [Online].Available: http://www.xilinx.com
14. M. F. Dossis, T. Themelis, and L. Markopoulos, "A web service to generate program coprocessors," in Proc. 4th IEEE Int.Workshop Semantic Media Adaptation and Personalization, Dec. 2009, pp. 121-128.
15. B. Gorjiara, M. Reshadi, and D. Gajski, "Designing a custom architecture for DCT using NISC technology," in Proc. Design Automation, Asia and South Pacific Conf., 2006, pp. 24-27.
16. V. Kathail, S. Aditya, R. Schreiber, B. Ramakrishna Rau, D. Cronquist, and M. Sivaraman, "PICO: Automatically designing custom computers," IEEE Comput., vol. 35, pp. 39-47, 2002. (Pubitemid 35019808)
17. R. Thomson, S. Moyers, D. Mulvaney, and V. A. Chouliaras, "The UML-based design of a hardware H.264/MPEG 4 AVC video decompression core," in Proc. 5th Int. UML-SoC Workshop (in Conjunction with 45th DAC), Anaheim, CA, Jun. 2008, pp. 1-6.
18. The AutoESL AutoPilot High-Level Synthesis Tool, May 2010 [Online]. Available: http://www.autoesl.com/docs/bdti-Autopilot-final.pdf
19. Y. Guo and J. R. Cavallaro, "A low complexity and low power SoC design architecture for adaptive MAI suppression in CDMA systems," J. VLSI Signal Process. Syst. Signal Image Video Technol., vol. 44, pp. 195-217, 2006. (Pubitemid 44395416)
20. S. Leibson and J. Kim, "Configurable processors: A new era in chip design," IEEE Comput., vol. 38, no. 7, pp. 51-59, 2005. (Pubitemid 41046891)
21. N. T. Clark, H. Zhong, and S. A. Mahlke, "Automated custom instruction generation for domain-specific processor acceleration," IEEE Trans. Comput., vol. 54, no. 10, pp. 1258-1270, 2005. (Pubitemid 41529421)
22. D. Stevens and V. A. Chouliaras, "LE1:Aparameterizable VLIW chipmultiprocessor with hardware PThreads support," in Proc. IEEE Symp. VLSI, Jul. 2010, pp. 122-126.
23. LE1 VLIW Core Source Code, Oct. 2010 [Online]. Available: http://www.vassilios-chouliaras.com/le1
24. V. A. Chouliaras, G. Lentaris, D. Reisis, and D. Stevens, "Customizing a VLIW chip multiprocessor for motion estimation algorithms," in Proc. 2nd Workshop Parallel Programming and Run-Time Management Techniques for Many-Core Architectures, Lake Como, Italy, Feb. 23, 2011, pp. 178-184.
25. Trimaran 4.0 Manual," Oct. 2010 [Online]. Available: http://www.trimaran.org
26. J. A. Fischer and P. Faraboschi, Embedded Computing. A VLIW Approach to Architectures, Compilers and Tools. San Mateo, CA: Morgan Kaufmann, 2005.
27. R. P. Colwell, O. P. Nix, J. J. O'Donell, D. B. Papworth, and P. K. Rodman, "A VLIW architecture for a trace scheduling compiler," IEEE Trans. Comput., vol. 37, no. 8, pp. 967-979, 1988.
28. T. Ungerer, B. Robic, and J. Silc, "A survey of processors with explicit multithreading," ACM Comput. Surv., vol. 35, no. 1, pp. 29-63, 2003. (Pubitemid 44159292)
29. HiveFlex CSP2500 Series Digital RF Processor Databrief, Apr. 2011 [Online]. Available: http://www.siliconhive.com/Flex/Site/Page. aspx?PageID=13326
30. A. Suga and S. Imai, "FR-V Single chip multicore processor: FR1000," Fujitsu Sci. Tech. J., vol. 42, no. 2, pp. 190-199, Apr. 2006.
31. A. K. Jones, R. Hoare, D. Kusic, J. Stander, G. Mehta, and J. Fazekas, "A VLIW processor with hardware functions: Increasing performance while reducing power," IEEE Trans. Circuits Syst., vol. 53, no. 11, pp. 1250-1254, 2006. (Pubitemid 44824344)
32. B. Mei, S. Vernalde, D. Verkest, H. D. Man, and R. Lauwereins, "ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix," in Proc. Field Programmable Logic, 2003, pp. 61-70.
33. I. Al Khatib, F. Poletti, D. Bertozzi, L. Benini, M. Bechara, H. Khalifeh, A. Jantsch, and R. Nabiev, "A multiprocessor system-on-chip for realtime biomedical monitoring and analysis: Architectural design space exploration," in Proc. IEEE/ACMDesign Automation Conf., Sep. 2006, pp. 125-130. (Pubitemid 47113881)
34. P. K. Dubey, K. O'Brien, K. M. O'Brien, and C. Barton, "Single-program speculative multithreading (SPSM) architecture: Compiler-Assisted fine-grained multithreading," in Proc. Int. Conf. Parallel Architecture and Compilation Techniques, Jun. 1995, pp. 109-121.
35. E. Ozer, T. M. Conte, and S. Sharma, "Weld: A multithreading technique towards latency tolerant VLIW processors," in Processors. Lecture Notes in Computer Science. Berlin, Germany: Springer, 2001.
36. E. Ozer and T. M. Conte, "High-performance and low-cost dual-thread VLIW processor usingWeld architecture paradigm," IEEE Trans. Parallel Distrib. Syst., vol. 16, no. 12, pp. 1132-1142, 2005. (Pubitemid 43065952)
37. S. G. Ziavras, A. V. Gerbessiotis, and R. Bafnaa, "Coprocessor design to support MPI primitives in configurable multiprocessors," Integration, VLSI J., vol. 40, pp. 235-252, 2007. (Pubitemid 46452826)
38. CoreConnect Architecture, Oct. 2010 [Online]. Available: http://www.xilinx.com
39. J. Zheng, S. Hu, V. Azorin-Peris, A. Echiadis, V. A. Chouliaras, and R. Summers, "Remote simultaneous dual wavelength imaging photoplethysmography: A further step towards 3-D mapping of skin blood microcirculation," in Proc. BiOS SPIE, 2008, vol. 6850, pp. 68500S-1.
40. MC1311 -High-Speed 1,3 MPixel Colour CMOS Imaging Farbkamera, Oct. 2010 [Online]. Available: http://www.mikrotron.de
41. FG1156 FPGA Datasheet, Oct. 2010 [Online]. Available: http://www.xilinx.com
42. D. Stevens, N. Glynn, P. Galiatsatos, V. A. Chouliaras, and D. Reisis, "Evaluating the performance of a configurable, extensible VLIW processor in FFT execution," in Proc. Int. Conf. Environmental and Computer Science, 2009, pp. 771-774.