The ARISE reconfigurable instruction set extensions framework

Proceedings - 2007 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, IC-SAMOS 2007

Volumn , Issue , 2007, Pages 153-160

  Vassiliadis, Nikolaos ^a   Theodoridis, George ^a   Nikolaidis, Spiridon ^a  

^a ARISTOTLE UNIVERSITY OF THESSALONIKI   (Greece)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARKING; COMPUTER HARDWARE; COMPUTER SYSTEMS; EMBEDDED SYSTEMS; PLASMA WAVES;

ARBITRARY NUMBERS; BENCHMARKING APPLICATION; EMBEDDED COMPUTER SYSTEMS; FULL CONTROL; INSTRUCTION SET ARCHITECTURE; INSTRUCTION SET EXTENSIONS; INSTRUCTION SETS; INTERNATIONAL CONFERENCES; MICRO ARCHITECTURES; MODELING AND SIMULATION; PERFORMANCE RESULTS; RE-CONFIGURABLE; RECONFIGURABLE HARDWARE;

COMPUTER ARCHITECTURE;

EID: 47749142494     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICSAMOS.2007.4285746     Document Type: Conference Paper

References (16)

1. F. Barat, R. Lauwereins, and G. Deconinck, "Reconfigurable Instruction Set Processors from a Hardware/Software Perspective," in IEEE Trans. Sofiw. Eng. 28, 9, pp. 847-862, 2002.
2. http://www.gnu.org
3. http://www.archc.org
4. http://www.micro.deis.unibo.it/~campi/XiRisc/Qrisc/software/Programs.tgz
5. A. La Rosa, L. Lavagno, and C. Passerone, "Software Development for High-Performance, Reconfigurable, Embedded Multimedia Systems," in IEEE Design and Test of Computers, vol. 22, no. 1, pp. 28-38, 2005.
6. A. Lodi, M. Toma, F. Campi, A. Cappelli, R. Canegallo, and R. Guerrieri, "A VLIW Processor With Reconfigurable Instruction Set for Embedded Applications," IEEE Journal Of Solid-State Circuits, Vol. 38, No. 11, pp. 1876-1886, November 2003
7. R. Razdan and M.D. Smith, "A High-Performance Microarchitecture with Hardware-Programmable Functional Units," Proc. 27th Int'l Symp. Microarchitecture (MICRO 27), pp. 172-180, Nov. 1994.
8. R.D. Wittig and P. Chow, "OneChip: An FPGA Processor with Reconfigurable Logic," Proc. Workshop FPGAs and Custom Computing Machines (FCCM '96), pp. 126-135, 1996.
9. J.R. Hauser and J. Wawrzynek, "Garp: A MIPS Processor with a Reconfigurable Coprocessor," Proc. Workshop FPGAs and Custom Computing Machines (FCCM '97), pp. 12-21, 1997.
10. S. Hauck, T. Fry, M. Hosler, and J. Kao, "The Chimaera Reconfigurable Functional Unit," Proc. Workshop FPGAs and Custom Computing Machines (FCCM '97), pp. 87-96, 1997.
11. S.C. Goldstein, H. Schmit, M. Moe, M. Budiu, S. Cadambi, R.R. Taylor, and R. Laufer, "PipeRench: A Coprocessor for Streaming Multimedia Acceleration," Proc. 26th Int'l Symp. Computer Architecture (ISCA '99), pp. 28-39, May 1999.
12. S. Vassiliadis, S. Wong, G. N. Gaydadjiev, K. Bertels, G.K. Kuzmanov, E. Moscu Panainte, The Molen Polymorphic Processor, IEEE Transactions on Computers, pp. 1363- 1375, November 2004, Volume 53, Issue 11.
13. K. Compton and S. Hauck, "Reconfigurable Computing: A Survey of Systems and Software," ACM Computing Surveys, vol. 34, no. 2, pp. 171-210, 2002.
14. M. Sima, S. Vassiliadis, S Cotofona, J. van Eijndhoven, and K.Vissers, "Field-Programmable Custom Computing Machines - A taxonomy," Proc. 12th Int'l Conf. Field Programmable Logic and Applications (FPL), pp. 79-88, Sept. 2002.
15. N. Vassiliadis, N. Kavvadias, G. Theodoridis, S. Nikolaidis, "A RISC architecture extended by an efficient tightly coupled reconfigurable unit," International Journal of Electronics, Volume 93, Number 6 / June 2006, p. 421 - 438.
16. N. Vassiliadis, G. Theodoridis, S. Nikolaidis "Enhancing a Reconfigurable Instruction Set Processor with Partial Predication and Virtual Opcode Support", in Proceedings of the International Workshop on Applied Reconfigurable Computing (ARC2006), DELFT, The Netherlands, March 1-3, 2006.