-
1
-
-
36349005446
-
Real-Time Management of Hardware and Software Tasks for FPGA-based Embedded Systems
-
Dec.
-
R. Pellizzoni, and M. Caccamo, "Real-Time Management of Hardware and Software Tasks for FPGA-based Embedded Systems", IEEE Trans. Computers, vol.56, issue 12, pp. 1666-1680, Dec. 2007.
-
(2007)
IEEE Trans. Computers
, vol.56
, Issue.12
, pp. 1666-1680
-
-
Pellizzoni, R.1
Caccamo, M.2
-
2
-
-
0024612040
-
Synthesizing circuits from behavioural descriptions
-
Feb.
-
R. Camposano, and W. Rosenstiel, "Synthesizing circuits from behavioural descriptions", IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol.8, Number 2, pp. 171-180, Feb. 1989.
-
(1989)
IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.
, vol.8
, Issue.2
, pp. 171-180
-
-
Camposano, R.1
Rosenstiel, W.2
-
3
-
-
0024648321
-
A synthesis environment for designing DSP systems
-
Apr.
-
A.E. Casavant, M.A. d'Abreu, M. Dragomirecky, D.A. Duff, J.R. Jasica, M.J. Hartman, K.S. Hwang, and W.D. Smith, "A synthesis environment for designing DSP systems", IEEE Des. Test Comput., vol.6, Number 2, pp. 35-44, Apr. 1989.
-
(1989)
IEEE Des. Test Comput.
, vol.6
, Issue.2
, pp. 35-44
-
-
Casavant, A.E.1
D'Abreu, M.A.2
Dragomirecky, M.3
Duff, D.A.4
Jasica, J.R.5
Hartman, M.J.6
Hwang, K.S.7
Smith, W.D.8
-
4
-
-
29144515638
-
Platform-based design from parallel C specifications
-
Dec.
-
Auge, F. Petrot, F. Donnet, and P. Gomez, "Platform-based design from parallel C specifications", IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol.24, Number 12, pp. 1811-1826, Dec. 2005.
-
(2005)
IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.
, vol.24
, Issue.12
, pp. 1811-1826
-
-
Auge1
Petrot, F.2
Donnet, F.3
Gomez, P.4
-
5
-
-
31344438946
-
Bitwise Scheduling to Balance the Computational Cost of Behavioral Specifications
-
Jan.
-
M.C. Molina, R. Ruiz-Sautua, J.M. Mendias, and R. Hermida, "Bitwise Scheduling to Balance the Computational Cost of Behavioral Specifications", IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol.25, Number 1, pp. 31-46, Jan. 2006.
-
(2006)
IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.
, vol.25
, Issue.1
, pp. 31-46
-
-
Molina, M.C.1
Ruiz-Sautua, R.2
Mendias, J.M.3
Hermida, R.4
-
6
-
-
0029322673
-
Introduction to the scheduling problem
-
Summer
-
R.A. Walker and S. Chaudhuri, "Introduction to the scheduling problem", IEEE Des. Test Comput., vol.12, Number 2, pp. 60-69, Summer 1995.
-
(1995)
IEEE Des. Test Comput.
, vol.12
, Issue.2
, pp. 60-69
-
-
Walker, R.A.1
Chaudhuri, S.2
-
7
-
-
0036660340
-
Efficient Scheduling of Conditional Behaviors for High-Level Synthesis
-
Jul.
-
A.A.. Kountouris, and C. Wolinski, "Efficient Scheduling of Conditional Behaviors for High-Level Synthesis", ACM Trans. on Design Automation of Electronic Systems, vol.7, Number 3, pp. 380-412, Jul. 2002.
-
(2002)
ACM Trans. on Design Automation of Electronic Systems
, vol.7
, Issue.3
, pp. 380-412
-
-
Kountouris, A.A.1
Wolinski, C.2
-
8
-
-
0024682923
-
Force-Directed Scheduling for the Behavioral Synthesis of ASIC's
-
Jun.
-
P.G. Paulin, and J.P. Knight, "Force-Directed Scheduling for the Behavioral Synthesis of ASIC's", IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol.8, Number 6, pp. 661-679, Jun. 1989.
-
(1989)
IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.
, vol.8
, Issue.6
, pp. 661-679
-
-
Paulin, P.G.1
Knight, J.P.2
-
13
-
-
0003659141
-
-
John Wiley & Sons Ltd., 2nd Edition
-
U. Nilsson, and J. Maluszynski, Logic, Programming and Prolog, John Wiley & Sons Ltd., 2nd Edition, 1995.
-
(1995)
Logic, Programming and Prolog
-
-
Nilsson, U.1
Maluszynski, J.2
-
14
-
-
0028713073
-
Synthesis of Concurrent System Interface Modules with Automatic Protocol Conversion Generation
-
San Jose, CA, Nov
-
B. Lin, and S. Vercauteren, "Synthesis of Concurrent System Interface Modules with Automatic Protocol Conversion Generation", Proc. of ACM ICCAD 1994, pp. 101-108, San Jose, CA, Nov 1994.
-
(1994)
Proc. of ACM ICCAD 1994
, pp. 101-108
-
-
Lin, B.1
Vercauteren, S.2
-
15
-
-
30744468841
-
Coordinated parallelizing compiler optimizations and high-level synthesis
-
Oct.
-
S. Gupta, R. K. Gupta, N. D. Dutt, and A. Nicolau, "Coordinated parallelizing compiler optimizations and high-level synthesis", ACM Trans. on Design Automation of Electronic Systems (TODAES), vol.9, Issue 4, pp 441-470, Oct. 2004.
-
(2004)
ACM Trans. on Design Automation of Electronic Systems (TODAES)
, vol.9
, Issue.4
, pp. 441-470
-
-
Gupta, S.1
Gupta, R.K.2
Dutt, N.D.3
Nicolau, A.4
-
16
-
-
36749086936
-
UNISIM: An Open Simulation Environment and Library for Complex Architecture Design and Collaborative Development
-
Feb.
-
D. August, et al., "UNISIM: An Open Simulation Environment and Library for Complex Architecture Design and Collaborative Development", IEEE Computer Architecture Letters, vol.6, issue 2, pp. 45-48, Feb. 2007.
-
(2007)
IEEE Computer Architecture Letters
, vol.6
, Issue.2
, pp. 45-48
-
-
August, D.1
|