Weld: A multithreading technique towards latency-tolerant VLIW processors

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2228, Issue , 2001, Pages 192-203

  Özer, Emre ^a   Conte, Thomas M ^a   Sharma, Saurabh ^a  

^a North Carolina State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ARCHITECTURE; MULTITASKING; PROGRAM COMPILERS; WELDS;

ARCHITECTURE MODELING; HARDWARE RESOURCES; MULTI-THREADING; MULTI-THREADING TECHNIQUES; NOVEL HARDWARE; PROGRAM COUNTERS; SINGLE-THREADED; VLIW PROCESSOR;

VERY LONG INSTRUCTION WORD ARCHITECTURE;

EID: 33845887784     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-45307-5_17     Document Type: Conference Paper

References (15)

1. P. K. Dubey, K. O'Brien, K. M. O'Brien and C. Barton, "Single-Program Speculative Multithreading (SPSM) Architecture: Compiler-Assisted Fine-Grained Multithreading," in Proc. Int'l Conf. Parallel Architecture and Compilation Techniques. (Cyprus). June 1995.
2. H. Akkary and M. A. Driscoll, "A Dynamic Multithreading Processor," in Proc. 31st Ann. Int'l Symp. Microarchitecture, Nov. 1998.
3. G. S. Sohi, S. E. Breach and T. N. Vijaykumar, "Multiscalar Processors," in Proc.22nd Ann. Int'l Symp. Computer Architecture. (Italy). May 1995.
4. S. Wallace, B. Calder and D. M. Tullsen, "Threaded Multiple Path Execution," in Proc. 25th Ann. Int'l Symp. Computer Architecture, Barcelona, Spain, June 1998.
5. D. M. Tullsen, S. J. Eggers and H. M. Levy, "Simultaneous Multithreading: Maximizing On-chip Parallelism," in Proc. 22nd Ann. Int'l Symp. Computer Architecture, Italy, May 1995.
6. G. Prasadh and C. Wu, "A Benchmark Evaluation of a Multithreaded RISC Processor Architecture," in Proc. of Int'l Conf. on Parallel Processing, Aug. 1991.
7. S. W. Keckler and W. J. Dally, "Processor Coupling: Integrating Compile Time and Runtime Scheduling for Parallelism," in Proc. 19th Ann. Int'l Symp. Computer Architecture, Australia, May 1992.
8. M. Fillo, S. W. Keckler, W. J. Dally, N.P. Carter, A. Chang, Y. Gurevich and W.S. Lee, "The M-Machine Multicomputer," in Proc.28th Ann. Int'l Symp. Microarchitecture, Ann Arbor, MI, Dec. 1995.
9. A. Wolfe and J.P. Shen, "A Variable Instruction Stream Extension to the VLIW Architecture," in Proc. 4th Int'l Conf. on Architectural Support for Programming Languages and Operating Systems, ACM Press, Apr. 1991.
10. W. A. Havanki, "Treegion Scheduling for VLIW Processors", Master's Thesis, Dept. of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC 27695-7911, July 1997.
11. W. A. Havanki, S. Banerjia and T. M. Conte, "Treegion Scheduling for Wideissue Processors", in Proc. 4th Int'l Symp. High Performance Computer Architecture, Las Vegas NV, Feb. 1998.
12. B. R. Rau, "Dynamically Scheduled VLIW Processors," Proc. 26th Ann. Int'l Symp. Microarchitecture, Dec 1993.
13. J. E. Smith and A. R. Pleszkun, "Implementing Precise Interrupts in Pipelined Processors", in IEEE Trans. on Computers, Vol. 37, NO. 5, May 1988.
14. M. Franklin and G. S. Sohi, "The Expandable Split Window Paradigm for Exploiting Fine-grain Parallelism", Proc. 19th Ann. Int'l Symp. Computer Architecture, Gold Coast, Australia, May 1992.
15. M. Franklin and G. S. Sohi, "ARB: A Hardware Mechanism for Dynamic Reordering of Memory References", in IEEE Trans. on Computers, May 1996.