A fast block structure preserving model order reduction for inverse inductance circuits

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2006, Pages 7-12

  Yu, Hao ^a   Shi, Yiyu ^a   He, Lei ^a   Smart, David ^b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b ANALOG DEVICES INC   (United States)

Author keywords

Inductance and interconnect modeling; Model order reduction

Indexed keywords

BLOCK STRUCTURED; COMPUTER-AIDED DESIGN; INTERNATIONAL CONFERENCES; INVERSE INDUCTANCE;

CANNING; DESIGN; ELECTROMAGNETISM; MAGNETISM; NETWORKS (CIRCUITS);

CIRCUIT THEORY;

EID: 46149109491     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2006.320098     Document Type: Conference Paper

References (13)

1. A. Odabasioglu, M. Celik, and L. Pileggi, "PRIMA: Passive reduced-order interconnect macro-modeling algorithm," IEEE Trans. on CAD, pp. 645-654, 1998.
2. A. E. Ruehli, "Equivalent circuits models for three dimensional multiconductor systems," IEEE Trans. on MTT, pp. 216-220, 1974.
3. A. Devgan, H. Ji, and W. Dai, "How to efficiently capture on-chip inductance effects: introducing a new circuit element K," in Proc. ICCAD, 2000.
4. H. Yu and L. He, "A provably passive and cost efficient model for inductive interconnects," IEEE Trans. on CAD, pp. 1283-1294, 2005.
5. C. W. Ho, A. E. Ruehli, and P. A. Brennan, "The modified nodal approach to network analysis," IEEE Trans. on CAS, pp. 504-509, 1975.
6. H. Zheng and L. T. Pileggi, "Robust and passive model order reduction for circuits containing susceptance elements," in Proc. ICCAD, 2002.
7. B. N. Sheehan, "ENOR: Model order reduction of RLC circuits using nodal equations for efficient factorization," in Proc. DAG, 1999.
8. Y. Su, J. Wang, and et. al., "SAPOR: Second-order arnoldi method for passive order reduction of RCS circuits," in Proc. ICCAD, 2004.
9. T. Chen, C. Luk, H. Kim, and C. Chen, "SuPREME: Substrate and power-delivery reluctance-enhanced macromodel evaluation," in Proc. ICCAD, 2003.
10. R. W. Freund, "SPRIM: Structure-preserving reduced-order interconnect macro-modeling," in Proc. ICCAD, 2004.
11. H. Yu, L. He, and S.-D. Tan, "Block structure preserving model reduction," in IEEE BMAS-workshop, 2005.
12. -1 circuits," UCLA Engr. 06-262., http://eda.ee.ucla.edu, 2006.
13. G. Karypis, R. Aggarwal, and V. K. S. Shekhar, "Multilevel hypergraph partitioning: application in VLSI domain," IEEE-Trans. on VLSI, pp. 69-79, 1999.