Synchronous FPGA-based high-resolution implementations of digital pulse-width modulators

IEEE Transactions on Power Electronics

Volumn 27, Issue 5, 2012, Pages 2515-2525

  Navarro, Denis ^a   Lucía, Óscar ^a   Barragán, Luis Angel ^a   Artigas, José Ignacio ^a   Urriza, Isidro ^a   Jiménez, Óscar ^a  

^a UNIVERSITY OF ZARAGOZA   (Spain)

Author keywords

Field programmable gate arrays (FPGA); power conversion; pulse width modulated power converters

Indexed keywords

CLOCK FREQUENCY; DELAY ELEMENTS; DIGITAL CLOCK MANAGERS; DIGITAL CONTROL; HIGH RESOLUTION; ON CHIPS; OPERATIONAL LIMITS; POWER CONVERSION; PULSE WIDTH MODULATORS; PULSEWIDTHS; SPARTAN-3;

CLOCKS; DELAY CIRCUITS; DIGITAL CONTROL SYSTEMS; POWER CONVERTERS; POWER ELECTRONICS;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 84858011469     PISSN: 08858993     EISSN: None     Source Type: Journal    
DOI: 10.1109/TPEL.2011.2173702     Document Type: Article

References (42)

1. O. Lucía, L. A. Barragán, J. M. Burdío, O. Jiménez, D. Navarro, and I. Urriza, "A versatile power electronics test-bench architecture applied to domestic induction heating," IEEE Trans. Ind. Electron., vol. 58, no. 3, pp. 998-1007, Mar. 2011.
2. O. Lucía, J. M. Burdío, L. A. Barragán, J. Acero, and I. Millán, "Seriesresonant multiinverter formultiple induction heaters," IEEE Trans. Power Electron., vol. 24, no. 11, pp. 2860-2868, Nov. 2010.
3. F. Wang, S. Wei, D. Boroyevich, S. Ragon, V. Stefanovic, and M. Arpilliere, "Voltage source inverter," IEEE Ind. Appl. Mag., vol. 15, no. 2, pp. 24-33, Mar./Apr. 2009.
4. A. Syed, E. Ahmed, D. Maksimovic, and E. Alarcon, "Digital pulse width modulator architectures," in Proc. IEEE 35th Annu. Power Electron. Spec. Conf., Jun. 2004, vol. 6, pp. 4689-4695.
5. S. K.Mazumder and T. Sarkar, "Optically-activated gate control for power electronics," IEEE Trans. Power Electron., vol. 10, no. 26, pp. 2863-2886, 2011.
6. H. Sarnago, A. Mediano, and O. Lucía, "High efficiency ac-ac power electronic converter applied to domestic induction heating," IEEE Trans. Power Electron., 2012, to be published.
7. O. Lucía, J. M. Burdío, I.Millán, J. Acero, andL. A. Barragán, "Efficiency oriented design of ZVS half-bridge series resonant inverter with variable frequency duty cycle control," IEEE Trans. Power Electron., vol. 25, no. 7, pp. 1671-1674, Jul. 2010.
8. E.Ormaetxea, J. Andreu, I.Kortabarria, U. Bidarte, I. Martínez de Alegría, E. Ibarra, and E. Olaguenaga, "Matrix converter protection and computational capabilities based on a system on chip design with an FPGA," IEEE Trans. Power Electron., vol. 26, no. 1, pp. 272-287, Jan. 2011.
9. B. Cougo, T. Meynard, and G. Gateau, "Parallel three-phase inverters: Optimal PWM method for flux reduction in Intercell transformers," IEEE Trans. Power Electron., vol. 26, no. 8, pp. 2184-2191, 2011.
10. R. K. Pongiannan, S. Paramasivam, and N. Yadaiah, "Dynamically reconfigurable PWM controller for three phase voltage source inverters," IEEE Trans. Power Electron., vol. 26, no. 6, pp. 1790-1799, 2011.
11. L. Faa-Jeng, H. Jonq-Chin, C. Po-Huan, and H. Ying-Chih, "FPGA-based intelligent-complementary sliding-mode control for PMLSM servo-drive system," IEEE Trans. Power Electron., vol. 25, no. 10, pp. 2573-2587, Oct. 2010.
12. O. Lucía, I. Urriza, L. A. Barragan, D. Navarro, O. Jiménez, and J. M. Burdío, "Real-time FPGA-based hardware-in-the-loop simulation testbench applied to multiple output power converters," IEEE Trans. Ind. Appl., vol. 47, no. 2, pp. 853-860, Mar./Apr. 2011.
13. O. Lucía, J. M. Burdío, I. Millán, J. Acero, and D. Puyal, "Load-adaptive control algorithm of half-bridge series resonant inverter for domestic induction heating," IEEE Trans. Ind. Electron., vol. 56, no. 8, pp. 3106-3116, Aug. 2009.
14. O. Lucía, J. M. Burdío, L. A. Barragán, J. Acero, and C. Carretero, "Series resonant multi-inverter with discontinuous-mode control for improved light-load operation," IEEE Trans. Ind. Electron., vol. 58, no. 11, pp. 5163-5171, Nov. 2011.
15. A. Mohammed, "Digital control of power converters," IEEE Applied Power Electronics Conference and Exposition, Professional Education Seminars Workbook, Austin, TX, 2008.
16. A. Prodic, D. Maksimovic, and R. W. Erickson, "Design and implementation of digital PWM controller for a high-frequency switching dc-dc power converter," in Proc. IEEE Annu. Conf. Ind. Electron. Soc., 2001, pp. 893-898. (Pubitemid 34078934)
17. A. V. Peterchev and S. R. Sanders, "Quantization resolution and limit cycling in digitally controlled PWM converters," IEEE Trans. Power Electron., vol. 18, no. 1, pp. 301-308, Jan. 2003.
18. L. Corradini, A. Bjeletic, R. Zane, and D. Maksimovic, "Fully digital hysteretic modulator for dc-dc switching converters," IEEE Trans. Power Electron., vol. 26, no. 10, pp. 2969-2979, 2011.
19. J. Biela, M. Schweizer, S. Waffler, and J. W. Kolar, "SiC versus Sievaluation of potentials for performance improvement of inverter and dc-dc converter systems by SiC power semiconductors," IEEE Trans. Ind. Electron., vol. 58, no. 7, pp. 2872-2882, Jul. 2011.
20. T. Nomura, M. Masuda, N. Ikeda, and S. Yoshida, "Switching characteristics of GaN HFETs in a half bridge package for high temperature applications," IEEE Trans. Power Electron., vol. 23, no. 2, pp. 692-697, Mar. 2008. (Pubitemid 351460511)
21. S. Ajram and G. Salmer, "Ultrahigh frequency dc-to-dc converters using GaAs power switches," IEEE Trans. Power Electron., vol. 16, no. 5, pp. 594-602, May 2001. (Pubitemid 32949926)
22. A. Simon-Muela, Y. Elbasri, C. Alonso, V. Boitier, and J. L. Chaptal, "Modeling digital control laws for high-frequency VRM applications," in Proc. IEEE Power Electron. Spec. Conf., 2008, pp. 1560-1565.
23. W. Yu, J. S. Lai, H. Ma, and C. Zheng, "High efficiency dc-dc converter with twin-bus for dimmable LED lighting," IEEE Trans. Power Electron., vol. 26, no. 8, pp. 2095-2100, Jul. 2011.
24. A. V. Peterchev, X. Jinwen, and S. R. Sanders, "Architecture and IC implementation of a digital VRM controller," IEEE Trans. Power Electron., vol. 18, no. 1, pp. 356-364, Jan. 2003.
25. C. Carretero, O. Lucía, J. Acero, and J. M. Burdío, "Phase-shift control of dual half-bridge inverter feeding coupled loads for induction heating purposes," Electron. Lett., vol. 47, no. 11, pp. 670-671, May 2011.
26. B. J. Patella, A. Prodic, A. Zirger, and D. Maksimovic, "High-frequency digital PWM controller IC for dc-dc converters," IEEE Trans. Power Electron., vol. 18, no. 1, pp. 438-446, Jan. 2003.
27. TMS320x28xx, "High-resolution pulse width modulator (HRPWM)," Reference Guide, Texas Instruments SPRU924C, Dallas, TX, 2007.
28. A. Syed, E. Ahmed, D.Maksimovic, and E. Alarcon, "Digital pulse width modulator architectures," in Proc. IEEE Power Electron. Spec. Conf., Jun. 2004, vol. 6, pp. 4689-4695.
29. K.Wang, N. Rahman, Z. Lukic, andA. Prodic, "All-digitalDPWM/DPFM controller for low-power dc-dc converters," in Proc. IEEE Appl. Power Electron. Conf. Expo., 2006, pp. 719-723. (Pubitemid 44523482)
30. Z. Lukic, C. Blake, S. C. Huerta, and A. Prodic, "Universal and faulttolerant multiphase digital PWM controller IC for high-frequency dc-dc converters," in Proc. IEEE Appl. Power Electron. Conf., Feb./Mar. 2007, pp. 42-47.
31. S. C. Huerta, A. de Castro, O. Garcia, and J. A. Cobos, "FPGA-based digital pulse-width modulator with time resolution under 2 ns," IEEE Trans. Power Electron., vol. 23, no. 6, pp. 3135-3141, Nov. 2008.
32. M. G. Batarseh,W. Al-hoor, L. Huang, C. Iannello, and I. Batarseh, "Segmented digital clock manager FPGA based digital pulse width modulator technique," in Proc. Power Electron. Spec. Conf., 2008, pp. 3036-3042.
33. A. de Castro and E. Todorovich, "DPWM based on FPGA clock phase shiftingwith time resolution under 100 ps," in Proc. IEEE Power Electron. Spec. Conf., 2008, pp. 3054-3059.
34. J. Quintero, M. Sanz, A. Barrado, and A. Lazaro, "FPGA based digital control with high-resolution synchronous DPWM and high-speed embedded A/D converter," in Proc. IEEE Appl. Power Electron. Conf. Expo., 2009, pp. 1360-1366.
35. M. Scharrer, M. Halton, and T. Scanlan, "FPGA-based digital pulse width modulator with optimized linearity," in Proc. IEEE Appl. Power Electron. Conf. Expo., 2009, pp. 1220-1225.
36. A. de Castro and E. Todorovich, "High resolution FPGA DPWM based on variable clock phase shifting," IEEE Trans. Power Electron., vol. 25, no. 5, pp. 1115-1119, May 2010.
37. M. G. Batarseh, W. Al-Hoor, L. Huang, C. Iannello, and I. Batarseh, "Window-masked segmented digital clock manager-FPGA-based digital pulse-width modulator technique," IEEE Trans. Power Electron., vol. 24, no. 11, pp. 2649-2660, Nov. 2009.
38. M. Scharrer, M. Halton, T. Scanlan, and K. Rinne, "FPGA-based multiphase digital pulse width modulator with dual-edge modulation," in Proc. IEEE Appl. Power Electron. Conf. Expo., 2010, pp. 1075-1080.
39. D. Navarro, L. A. Barragán, J. I. Artigas, I. Urriza, O. Lucía, and O. Jiménez, "FPGA-based high-resolution synchronous digital pulse width modulator," IEEE Int. Symp. Ind. Electron., pp. 2771-2776, 2010.
40. Spartan-3 Generation FPGA User Guide, UG331 (v 1.5), Xilinx, San Jose, CA, 2009, ch. 3.
41. R. Andrew and S. Poriazis, "Design of synchronous circuits with multiple clocks," in Proc. IEEE Int. Symp. Circuits Syst., 1995, vol. 2, pp. 933-936.
42. Virtex-6 FPGA SelectIO Resources User Guide, UG361 (v 1.3), Xilinx, San Jose, CA. 2009, ch. 2.