Dynamically reconfigurable pwm controller for three-phase voltage-source inverters

IEEE Transactions on Power Electronics

Volumn 26, Issue 6, 2011, Pages 1790-1799

  Pongiannan, R K ^a   Paramasivam, S ^b   Yadaiah, N ^c  

^a RVS COLLEGE OF ENGINEERING AND TECHNOLOGY   (India)

^b ESAB Engineering Services Ltd   (India)

^c JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY   (India)

Author keywords

Dynamic partial reconfiguration; sinusoidal pulsewidth modulation (SPWM); space vector PWM (SVPWM); Spartan field programmable gate array (FPGA)

Indexed keywords

CONTROL FUNCTIONS; DESIGN AND DEVELOPMENT; DYNAMIC PARTIAL RECONFIGURATION; HARD REAL-TIME; PWM CONTROLLERS; PWM TECHNIQUES; RE-CONFIGURABLE; RUN TIME RECONFIGURATION; SINUSOIDAL PULSEWIDTH MODULATION (SPWM); SPACE VECTOR PWM; THREE-PHASE INVERTER; VOLTAGE-SOURCE INVERTER; XILINX SPARTAN-3;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA); LOGIC GATES; PULSE WIDTH MODULATION; RECONFIGURABLE HARDWARE; VECTOR SPACES;

CONTROLLERS;

EID: 84855161679     PISSN: 08858993     EISSN: None     Source Type: Journal    
DOI: 10.1109/TPEL.2010.2066577     Document Type: Article

References (36)

1. B. K. Bose, Modern Power Electronics and AC Drives. Upper Saddle River, NJ: Prentice-Hall, 2002.
2. F. Flaabjerg, A. Consoli, J. A. Ferraria, and J. D. V. Wyk, "The future of power processing and conversion," IEEE Trans. Power Electron., vol. 20, no. 3, pp. 715-720, May 2005.
3. E. Monmasson and M. N. Cirstea, "FPGA design methodology for industrial control systems-A review," IEEE Trans. Ind. Electron., vol. 54, no. 4, pp. 1824-1842, Aug. 2007. (Pubitemid 47097232)
4. J. J. R. O. Andina,M. J.Moure, andM. D. Valdes, "Features, design tools, and application domains of FPGAs," IEEE Trans. Ind. Electron., vol. 54, no. 4, pp. 1810-1823, Aug. 2007. (Pubitemid 47271262)
5. -(2004). "DS249-Cordic v3.0," datasheet [Online]. Available: http://www.xilinx.com
6. -(2005). Microblaze Processor Reference Guide [Online]. Available: http://www.xilinx.com
7. A. K. Chattopadhyay and N. Meher, "'Microprocessor implementation of a state feedback control strategy for a CSI fed induction motor drive," IEEE Trans. Power Electron., vol. 4, no. 2, pp. 279-288, Apr. 1989.
8. A. Iqbal and S. Moinuddin, "Comprehensive relationship between carrier based PWM and SVPWM in a five-phase VSI," IEEE Trans. Power Electron., vol. 24, no. 10, pp. 2379-2390, Oct. 2009.
9. Y. Y. Tzou and H. J. Hsu, "FPGA realization of SVPWM control IC for 3-phase PWM inverters," IEEE Trans. Power Electron., vol. 12, no. 6, pp. 953-963, Nov. 1997.
10. H. Hu,W.Yao, and Z. Lu, "Design and implementation of 3-levelSVPWM IP core for FPGAs," IEEE Trans. Power Electron., vol. 22, no. 6, pp. 2234-2244, Nov. 2007. (Pubitemid 350154057)
11. Z. Shu, J. Tang, Y. Guo, and J. Lian, "An efficient SVPWM algorithm with low computational overhead for 3-phase inverters," IEEE Trans. Power Electron., vol. 22, no. 5, pp. 1797-1805, Sep. 2007. (Pubitemid 47423054)
12. M. W. Naouar, E. Monmasson, A. A. Naassani, I. S. Belkhodja, and N. Patin, "FPGA based current controllers for ac machine drives-A review," IEEE Trans. Ind. Electron., vol. 54, no. 4, pp. 1907-1925, Aug. 2007. (Pubitemid 47271264)
13. R. K. Pongiannan, S. Paramasivam, and N. Yadaiah, "FPGA realization of an area efficient SVPWM modulator for three phase induction motor drives," Int. J. Power Electron., vol. 2, no. 2, pp. 176-199, 2010.
14. D. Zhao, V. S. S. P. Hari, G. Narayanan, and R. Ayyanar, "Space vector based hybrid PWM techniques for reduced harmonic distortion and switching loss," IEEE Trans. Power Electron., vol. 25, no. 3, pp. 760-774, Mar. 2010.
15. R. Dubey, P. Agarwal, and M. K. Vasantha, "Programmable logic devices for motion control-A review," IEEE Trans. Ind. Electron., vol. 54, no. 1, pp. 559-566, Feb. 2007. (Pubitemid 46444053)
16. M. W. Naouar, A. A. Naassani, E. Monmasson, and I. S. Belkhodja, "FPGA based predictive current controller for synchronous machine speed drive," IEEE Trans. Power Electron., vol. 23, no. 4, pp. 2115-2126, Jul. 2008.
17. F. J. Lin, C. K. Chang, and P. K. Huang, "FPGA based adaptive back stepping sliding mode control for linear induction motor drive," IEEE Trans. Power Electron., vol. 22, no. 4, pp. 1222-1231, Jul. 2007.
18. K. Vijayakumar, R. Karthikeyan, S. Paramasivam, R. Arumugam, and K. N. Srinivas, "Switched reluctance motor modelling, design, simulation and analysis-A comprehensive review," IEEE Trans. Magnet., vol. 44, no. 12, pp. 4605-4617, Dec. 2008.
19. C. T. Lin, C. W. Hung, and C. W. Liu, "Position sensorless control for four switch 3-phase BLDC motor drives," IEEE Trans. Power Electron., vol. 23, no. 1, pp. 438-444, Jan. 2008.
20. A. Sathyan, N. Milivojevic, Y. J. Lee, M. Krishnamurthy, and A. Emadi, "An FPGA based novel digital PWM control scheme for BLDC motor drives," IEEE Trans. Power Electron., vol. 56, no. 8, pp. 3040-3049, Aug. 2009.
21. Y. S. Lai and Y. K. Lin, "Novel back EMF detection technique of BLDC motor drives for wide range control without using current and position sensors," IEEE Trans. Power Electron., vol. 23, no. 2, pp. 934-940, Mar. 2008.
22. Y. S. Kung and M. H. Tsai, "FPGA based speed control IC for PMSM drive with adaptive fuzzy control," IEEE Trans. Power Electron., vol. 22, no. 6, pp. 2476-2486, Nov. 2007.
23. Xilinx, "Development system reference guide, Chapter 5-Partial reconfiguration," 2005, pp. 113-140..
24. N. Dorairaj, E. Shiflet, and M. Goosman, "PlanAhead software as a platform for partial reconfiguration," Xcell Journal (Xilinx), vol. 55, pp. 68-71, 2005.
25. Xilinx, "PlanAhead User Guide," UG632 (v 11.4), 2009.
26. S. Bayar and A. Yurdakul, "Self reconfiguration on SPARTAN-III FPGAs with compressed partial bit streams via a cPCAP core," in Proc. IEEEPRIME, 2008, pp. 137-140.
27. K. Compton and S. Hauck, "Automatic design of reconfigurable domainspecific flexible cores," IEEE Trans. VLSI Syst., vol. 16, no. 5, pp. 493-503, May 2008. (Pubitemid 351596063)
28. A. Azarian and M. Ahmadi, "Reconfigurable computing architecture," in Proc. IEEE-ICCSIT, 2009, pp. 389-394.
29. J. VasairheIyi, M. Imecs, C. Szabo, and L. Y. Incze, "Run-time reconfiguration of tandem inverter for induction motor drives," in Proc. IEEE-EPEPEMC, 2006, pp. 408-413.
30. E. Monmasson, B. Robyns, E. Mendes, and B. De, "Dynamic reconfiguration of control and estimation algorithms for induction motor drives," in Proc. IEEE-ISIE Fornel, 2002, pp. 828-833.
31. A. Astarloa, J. Lazaro, U. Bidatarte, J. Jimenez, and J. Arias, "Run-time reconfigurable hardware-software architecture for PID motor control IP cores," in Proc. IEEE-IECON, 2006, pp. 3105-3110.
32. S. Mathapati and J. Bocker, "Implementation of dynamically reconfigurable control structures on a single FPGA platform," in Proc. Ins. Power Electron. Elec. Drives, 2007, pp. 1-9.
33. Toscher and S. Kasper, "A run-time reconfigurable FPGA based drive controller for electrical drive systems," in Proc. IEEE ICCES, 2007, pp. 381-386.
34. A. Astarloa, U. Bidarte, J. Lazaro, and J. Andreu, "Configurable- systemon-programmable-chip for power electronics control applications," in Proc. IEEE-ReConFig, 2008, pp. 169-174.
35. S. S. Erdogan, T. Shaneyfelt, G. See Ng, and A. Wahab, "Dynamically reconfigurable FPGA for robotics control," in Proc. IEEE-ICARCV, 2008, pp. 2277-2282.
36. D. L. Perry, VHDL: Programming by Examples. New York: McGraw-Hill, 2002.