메뉴 건너뛰기




Volumn 18, Issue 1 II, 2003, Pages 301-308

Quantization resolution and limit cycling in digitally controlled PWM converters

Author keywords

Analog digital conversion; Digital control; Dither; Finite wordlength effects; Power conversion; Pulse width modulation; Quantization; Stability; Voltage regulation

Indexed keywords

ANALOG TO DIGITAL CONVERSION; CONTROL SYSTEM SYNTHESIS; DIGITAL CONTROL SYSTEMS; NUMERICAL ANALYSIS; VOLTAGE CONTROL;

EID: 0037258841     PISSN: 08858993     EISSN: None     Source Type: Journal    
DOI: 10.1109/TPEL.2002.807092     Document Type: Article
Times cited : (558)

References (13)
  • 1
    • 0037255793 scopus 로고    scopus 로고
    • Architecture and IC implementation of a digital VRM controller
    • Jan.
    • A. V. Peterchev, J. Xiao, and S. R. Sanders, "Architecture and IC implementation of a digital VRM controller," IEEE Trans. Power Electron., vol. 18, pp. 356-364, Jan. 2003.
    • (2003) IEEE Trans. Power Electron. , vol.18 , pp. 356-364
    • Peterchev, A.V.1    Xiao, J.2    Sanders, S.R.3
  • 4
    • 0033098579 scopus 로고    scopus 로고
    • Digital controller design for switching mode power converters
    • Y. Duan and H. Jin, "Digital controller design for switching mode power converters," in Proc. IEEE Appl. Power Electron. Conf., vol. 2, 1999, pp. 967-973.
    • (1999) Proc. IEEE Appl. Power Electron. Conf. , vol.2 , pp. 967-973
    • Duan, Y.1    Jin, H.2
  • 7
    • 0033687732 scopus 로고    scopus 로고
    • High-efficiency multiple-output DC-DC conversion for low-voltage systems
    • June
    • A. P. Dancy, R. Amirtharajah, and A. P. Chandrakasan, "High-efficiency multiple-output DC-DC conversion for low-voltage systems," IEEE Trans. VLSI Syst., vol. 8, pp. 252-263, June 2000.
    • (2000) IEEE Trans. VLSI Syst. , vol.8 , pp. 252-263
    • Dancy, A.P.1    Amirtharajah, R.2    Chandrakasan, A.P.3
  • 8
    • 0003628621 scopus 로고    scopus 로고
    • VRM 9.0 DC-DC converter design guidelines
    • Intel Corp. (Apr.); Tech. Rep. [Online]
    • Intel Corp. (2002, Apr.) VRM 9.0 DC-DC converter design guidelines. Tech. Rep. [Online]. Available: http://developer.intel.com/design/pentium4/guides
    • (2002)
  • 10
    • 4243907092 scopus 로고    scopus 로고
    • Stabilized power converter having quantized duty cycle
    • U.S. Patent 5 594 324, Jan.
    • S. Canter and R. Lenk, "Stabilized power converter having quantized duty cycle," U.S. Patent 5 594 324, Jan. 1997.
    • (1997)
    • Canter, S.1    Lenk, R.2
  • 12
    • 0000657752 scopus 로고
    • Interpolative sigma delta modulators for high frequency power electronic applications
    • G. Luckjiff, I. Dobson, and D. Divan, "Interpolative sigma delta modulators for high frequency power electronic applications," in Proc. IEEE Power Electron. Spec. Conf., vol. 1, 1995, pp. 444-449.
    • (1995) Proc. IEEE Power Electron. Spec. Conf. , vol.1 , pp. 444-449
    • Luckjiff, G.1    Dobson, I.2    Divan, D.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.