FPGA-based high resolution synchronous digital pulse width modulator

IEEE International Symposium on Industrial Electronics

Volumn , Issue , 2010, Pages 2771-2776

  Navarro, D ^a   Barragan L A ^a   Artigas, J I ^a   Urriza, I ^a   Lucia O ^a   Jimenez O ^a  

^a UNIVERSITY OF ZARAGOZA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

CLOCK FREQUENCY; DIGITAL CLOCK MANAGERS; DIGITAL CONTROL; DIGITAL PULSE WIDTH MODULATORS; FIXED MODES; FUNCTIONAL UNITS; HIGH RESOLUTION; ON CHIPS;

DIGITAL CONTROL SYSTEMS; ELECTRIC CONVERTERS; INDUSTRIAL ELECTRONICS; MODULATORS; POWER ELECTRONICS; PULSE CIRCUITS; PULSE WIDTH MODULATION;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 78650363890     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISIE.2010.5636571     Document Type: Conference Paper

References (16)

1. A. Mohammed, "Digital Control of Power Converters," in Applied Power Electronics Conference and Exposition, Professional Education Seminars Workbook, 2008.
2. A. Prodic, D. Maksimovic, and R. W. Erickson, "Design and Implementation of Digital PWM Controller for a High-Frequency Switching DC-DC Power Converter," in Proc. IEEE IECON, pp. 893-898, 2001.
3. A.V. Peterchev, and S.R. Sanders, "Quantization Resolution and Limit Cyclic in Digitally Controlled PWM Converters," IEEE Transactions on Power Electronics, vol.18, no.1, pp. 301-308, 2003.
4. TMS320x28xx, 28xxx High-Resolution Pulse Width Modulator (HRPWM), Reference Guide, Texas Instruments SPRU924C, April 2007.
5. A. Syed, E. Ahmed, D. Maksimovic, and E. Alarcón, "Digital Pulse Width Modulator Architectures", in Proc. IEEE PESC, pp. 4689-4695, 2004.
6. K. Wang, N. Rahman, Z. Lukić, and A. Prodić, "All-Digital DPWM/DPFM Controller for Low-Power DC-DC Converters", in Proc. IEEE APEC, pp. 719-723, 2006.
7. Z. Lukic, C. Blake, S.C. Huerta, and A. Prodic, "Universal and Fault-Tolerant Multiphase Digital PWM Controller IC for High-Frequency DC-DC Converters", in Proc. IEEE APEC, pp. 42-47, 2007.
8. R. Foley, R. Kavanagh, W. Marnane, and M. Egan, "Multiphase Digital Pulsewidth Modulator", IEEE Transactions on Power Electronics, vol. 21, no. 3, pp. 842-846, May 2006.
9. S. C. Huerta, A. Castro, O. García, and J. A. Cobos, "FPGA-based Digital Pulsewidth Modulator with Time Resolution under 2 ns," IEEE Transactions on Power Electronics, vol. 23, no. pp. 3135-3141, 2008.
10. M. G. Batarseh, W. Al-hoor, L. Huang, C. Iannello, and I. Batarseh, "Segmented Digital Clock Manager FPGA based Digital Pulse Width Modulator Technique," in Proc. IEEE PESC, pp. 3036-3042, 2008.
11. A. De Castro and E. Todorovich, "'DPWM based on FPGA clock phase shifting with time resolution under 100 ps," in Proc. IEEE PESC, pp. 3054-3059, 2008.
12. J. Quintero, M. Sanz, A. Barrado, A. Lázaro, "FPGA based Digital Control with High-Resolution Synchronous DPWM and High-Speed Embedded A/D Converter", in Proc. IEEE APEC, pp. 1360-1366, 2009.
13. M. Scharrer, M. Halton, and T. Scanlan, "FPGA-Based Digital Pulse Width Modulator with Optimized Linearity," in Proc. IEEE APEC, pp. 1220-1225, 2009.
14. Xilinx. Spartan-3 Generation FPGA User Guide. Chapter 3. UG331 (v1.5) January 21, 2009.
15. R. Andrew, S. Poriazis, "Design of synchronous circuits with multiple clocks", in Proc. International Symposium on Circuits and Systems, pp. 933 - 936, 1995.
16. K. Zhu, D.F. Wong, "Clock Skew Minimization During FPGA Placement", IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol. 16, No. 4, pp. 376-385, 1997.