-
1
-
-
2342484343
-
"A 5-year power technology roadmap,"
-
C. Mullett, "A 5-year power technology roadmap," in Applied Power Electronics Conference and Exposition, 2004. APEC '04, vol.1, 2004, pp. 11-17.
-
(2004)
In Applied Power Electronics Conference and Exposition, 2004. APEC '04
, vol.1
, pp. 11-17
-
-
Mullett, C.1
-
2
-
-
47849123951
-
Digital control of switching power converters
-
DOI 10.1109/CCA.2005.1507198, 1507198, 2005 IEEE International Conference on Control Applications, CCA
-
Y.-F. Liu and P. Sen, "Digital control of switching power converters," in Control Applications, 2005. CCA 2005. Proceedings of 2005 IEEE Conference on, 2005, pp. 635-640. (Pubitemid 43896042)
-
(2005)
Proceedings of the IEEE International Conference on Control Applications
, pp. 635-640
-
-
Liu, Y.-F.1
Sen, P.C.2
-
4
-
-
0037258841
-
"Quantization resolution and limit cycling in digitally controlled PWM converters,"
-
A. Peterchev and S. Sanders, "Quantization resolution and limit cycling in digitally controlled PWM converters," Power Electronics, IEEE Transactions on, vol.18, pp. 301-308, 2003.
-
(2003)
Power Electronics, IEEE Transactions
, vol.18
, pp. 301-308
-
-
Peterchev, A.1
Sanders, S.2
-
5
-
-
33846930386
-
Modeling of quantization effects in digitally controlled dc-dc converters
-
DOI 10.1109/TPEL.2006.886602
-
H. Peng, A. Prodic, E. Alarcon, and D. Maksimovic, "Modeling of quantization effects in digitally controlled DCDC converters," Power Electronics, IEEE Transactions on, vol.22, pp. 208-215, 2007. (Pubitemid 46231774)
-
(2007)
IEEE Transactions on Power Electronics
, vol.22
, Issue.1
, pp. 208-215
-
-
Peng, H.1
Prodic, A.2
Alarcon, E.3
Maksimovic, D.4
-
6
-
-
0030647094
-
"Ultra low power control circuits for PWM converters,"
-
A. Dancy and A. Chandrakasan, "Ultra low power control circuits for PWM converters," in Power Electronics Specialists Conference, 1997. PESC '97, vol.1, 1997, pp. 21-27.
-
(1997)
In Power Electronics Specialists Conference, 1997
, vol.1
, pp. 21-27
-
-
Dancy, A.1
Chandrakasan, A.2
-
7
-
-
2342516027
-
"A programmable digital pulse width modulator providing versatile pulse patterns and supporting switching frequencies beyond 15 MHz,"
-
E. O'Malley and K. Rinne, "A programmable digital pulse width modulator providing versatile pulse patterns and supporting switching frequencies beyond 15 MHz," in Applied Power Electronics Conference and Exposition, 2004. APEC '04, vol.1, 2004, pp. 53-59.
-
(2004)
in Applied Power Electronics Conference and Exposition, 2004. APEC '04
, vol.1
, pp. 53-59
-
-
O'Malley, E.1
Rinne, K.2
-
8
-
-
33749512636
-
All-digital DPWM/DPFM controller for low-power DC-DC converters
-
1620618, Twenty-First Annual IEEE Applied Power Electronics Conference and Exposition, APEC '06
-
K. Wang, N. Rahman, Z. Lukic, and A. Prodic, "All-digital DPWM/DPFM controller for low-power DC-DC converters," in Applied Power Electronics Conference and Exposition, 2006. APEC '06, 2006, p. 5 pp. (Pubitemid 44523482)
-
(2006)
Conference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC
, vol.2006
, pp. 719-723
-
-
Wang, K.1
Rahman, N.2
Lukic, Z.3
Prodic, A.4
-
9
-
-
8744232112
-
"Digital pulse width modulator architectures,"
-
A. Syed, E. Ahmed, D. Maksimovic, and E. Alarcon, "Digital pulse width modulator architectures," in Power Electronics Specialists Conference, 2004. PESC 04, vol.6, 2004, pp. 4689-4695.
-
(2004)
In Power Electronics Specialists Conference, 2004. PESC '04
, vol.6
, pp. 4689-4695
-
-
Syed, A.1
Ahmed, E.2
Maksimovic, D.3
Alarcon, E.4
-
10
-
-
52349094650
-
"DPWM based on FPGA clock phase shifting with time resolution under 100 ps,"
-
A. de Castro and E. Todorovich, "DPWM based on FPGA clock phase shifting with time resolution under 100 ps," in Power Electronics Specialists Conference, 2008. PESC 08, 2008, pp. 3054-3059.
-
(2008)
In Power Electronics Specialists Conference, 2008. PESC 08
, pp. 3054-3059
-
-
De Castro, A.1
Todorovich, E.2
-
11
-
-
52349099555
-
"Segmented digital clock manager- FPGA based digital pulse width modulator technique,"
-
M. G. Batarseh, W. Al-Hoor, L. Huang, C. Iannello, and I. Batarseh, "Segmented digital clock manager- FPGA based digital pulse width modulator technique," in Power Electronics Specialists Conference, 2008. PESC 08, 2008, pp. 3036-3042.
-
(2008)
In Power Electronics Specialists Conference, 2008. PESC 08
, pp. 3036-3042
-
-
Batarseh, M.G.1
Al-Hoor, W.2
Huang, L.3
Iannello, C.4
Batarseh, I.5
-
12
-
-
46449095753
-
"FPGA based digital pulse width modulator with time resolution under 2 ns,"
-
S. C. Huerta, A. de Castro, O. Garcia, and J. Cobos, "FPGA based digital pulse width modulator with time resolution under 2 ns," in Applied Power Electronics Conference and Exposition, APEC '07, 2007, pp. 877-881.
-
(2007)
In Applied Power Electronics Conference and Exposition, APEC '07
, pp. 877-881
-
-
Huerta, S.C.1
De Castro, A.2
Garcia, O.3
Cobos, J.4
-
13
-
-
33646506301
-
An area-efficient digital pulsewidth modulation architecture suitable for FPGA implementation
-
DOI 10.1109/APEC.2005.1453214, 1453214, Twentieth Annual IEEEApplied Power ElectronicsConference and Exposition, APEC 2005
-
R. Foley, R. Kavanagh, W. Marnane, and M. Egan, "An area-efficient digital pulsewidth modulation architecture suitable for FPGA implementation," in Applied Power Electronics Conference and Exposition, 2005. APEC 2005, vol.3, 2005, pp. 1412-1418. (Pubitemid 43860969)
-
(2005)
Conference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC
, vol.3
, pp. 1412-1418
-
-
Foley, R.F.1
Kavanagh, R.C.2
Marnane, W.P.3
Egan, M.G.4
-
14
-
-
33847733596
-
A versatile digital pulsewidth modulation architecture with area-Eficient FPGA implementation
-
DOI 10.1109/PESC.2005.1582001, 1582001, 36th IEEE Power Electronics Specialists Conference 2005
-
-, "A versatile digital pulsewidth modulation architecture with areaefficient FPGA implementation," in Power Electronics Specialists Conference, 2005. PESC '05, 2005, pp. 2609-2615. (Pubitemid 46379546)
-
(2005)
PESC Record - IEEE Annual Power Electronics Specialists Conference
, vol.2005
, pp. 2609-2615
-
-
Foley, R.F.1
Kavanagh, R.C.2
Marnane, W.P.3
Egan, M.G.4
-
15
-
-
65949123846
-
-
v2.4, June 25
-
Xilinx Inc., DS099: Spartan-3 FPGA family: Complete data sheet, v2.4, June 25 2008. [Online]. Available: http://www.xilinx.com/support/ documentation/data sheets/ds099.pdf
-
(2008)
DS099: Spartan-3 FPGA family: Complete data sheet
-
-
-
16
-
-
57849145789
-
"Digitally controlled isolated SMPC with bi-directional data transmission scheme,"
-
May
-
M. Scharrer, M. Halton, and T. Scanlan, "Digitally controlled isolated SMPC with bi-directional data transmission scheme," in Industrial Electronics, 2008. ISIE 2008. IEEE International Symposium on, vol.1, May 2008, pp. 380-383.
-
(2008)
In Industrial Electronics, 2008. ISIE 2008. IEEE International Symposium
, vol.1
, pp. 380-383
-
-
Scharrer, M.1
Halton, M.2
Scanlan, T.3
|