Fault-tolerant differential Q routing in arbitrary NoC topologies

Proceedings - 2011 IFIP 9th International Conference on Embedded and Ubiquitous Computing, EUC 2011

Volumn , Issue , 2011, Pages 33-40

  Radetzki, Martin ^a  

^a UNIVERSITY OF STUTTGART   (Germany)

Author keywords

Fault tolerance; Network on chip; Routing

Indexed keywords

ADAPTIVE ROUTING; AGING EFFECTS; CHIP TECHNOLOGY; CROSSBAR SWITCH; DISTRIBUTED ROUTING; FAULT-TOLERANT; NETWORK ON CHIP; NETWORKS ON CHIPS; NOC SWITCH; OFFLINE; OPERATIONAL RELIABILITY; PATH LENGTH; Q-ROUTING; ROUTING; TOPOLOGICAL INFORMATION;

FAULT TOLERANCE; HUMAN COMPUTER INTERACTION; MICROPROCESSOR CHIPS; SWITCHING CIRCUITS; UBIQUITOUS COMPUTING;

TOPOLOGY;

EID: 84855803191     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EUC.2011.36     Document Type: Conference Paper

References (32)

1. A. Alaghi, N. Karimi, M. Sedghi, and Z. Navabi, "Online NoC switch fault detection and diagnosis using a high level fault model", in Proc. of the 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT), 2007, pp. 21-29.
2. M. Ali, M. Welzl, S. Hessler, and S. Hellebrand, "An efficient fault tolerant mechanism to deal with permanent and transient failures in a network on chip", Int. J. High Performance Systems Architecture, vol. 1, no. 2, 2007, pp. 113-123.
3. S. Borkar, "Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation", IEEE Micro, vol. 25, no. 6, Nov. 2005, pp. 10-16.
4. P. Bogdan, T. Dumitras, and R. Marculescu, "Stochastic communication: A new paradigm for fault-tolerant networks-on-chip", VLSI Design, vol.2007, 17 pages, 2007.
5. J.A. Boyan and M.L. Littman, "Packet routing in dynamically changing networks: a reinforcement learning approach", Advances in Neural Information Processing Systems, vol. 6, 1994, pp. 671-678.
6. th Design Automation Conference (DAC), 2001, pp. 684-689.
7. T. Dumitras and R. Marculescu, "On-chip stochastic communication", in Proc. of the Conference on Design, Automation and Test in Europe (DATE), 2003, pp. 790-795.
8. C. Feng, Z. Lu, A. Jantsch, J. Li, and M. Zhang, "FoN: Fault-on-Neighbor aware Routing Algorithm for Networks-on-Chip", in Proc. International System on Chip Conference, 2010.
9. C. Feng, Z. Lu, A. Jantsch, J. Li, and M. Zhang. A reconfigurable fault-tolerant deflection routing algorithm based on reinforcement learning for networks-on-chip. In Proceedings of the International Workshop on Network on Chip Architectures (NoCArc), 2010.
10. D. Fick, A. DeOrio, J. Hu, V. Bertacco, D. Blaauw, and D. Sylvester, "Vicis: a reliable network for unreliable silicon", in Proc. of the 46th Design Automation Conference (DAC), 2009.
11. J. Flich, A. Mejia, P. Lopez, and J. Duato, "Region-Based Routing: An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", in Proc. Int'. Networks-on-Chip Symposium (NOCS), 2007.
12. D. Frazzetta, G. Dimartino, M. Palesi, S. Kumar and V. Catania, "Efficient Application Specific Routing Algorithms for NoC Systems utilizing Partially Faulty Links", in Proc. Digital System Design Architectures, Methods and Tools (DSD), 2008, pp. 18-25.
13. S. Furber, "The Future of Computer Technology and its Implications for the Computer Industry", The Computer Journal, vol. 51, no. 6, 2008, pp. 735-740.
14. th IEEE International On-Line Testing Symposium (IOLTS'06), 2006.
15. C. Grecu, P. Pande, A. Ivanov, and R. Saleh, "BIST for Network-on-Chip Interconnect Infrastructures", in Proc. VLSI Test Symposium, 2006, pp. 30-35.
16. C. Hernandez, F. Federico, V. Santonja and J. Duato, "A new mechanism to deal with process variability in NoC links", in Proc. Parallel and Distributed Processing Symposium, International, 2009, pp. 1-11.
17. R. Holsmark, M. Palisi, and S. Kumar, "Deadlock free routing algorithms for irregular mesh topology NoC systems with rectangular regions", Journal of Systems Architecture, vol, 54, no. 3, 2007, pp. 427-440.
18. J. Hu and R. Marculescu, "Dyad - smart routing for networks-on-chip", in Proc. of the 41st Design Automation Conference (DAC), 2004, pp. 260-263.
19. A. Kohler and M. Radetzki, "Fault-Tolerant Architecture and Deflection Routing for Degradable NoC Switches", in Proc. of the Int'l Symposium on Networks-on-Chip (NOCS), 2009, pp. 22-31.
20. A. Kohler, G. Schley, and M. Radetzki, "Fault Tolerant Network on Chip Switching with Graceful Performance Degradation", IEEE Transactions on Computer Aided Design of Circuits and Systems (TCAD), vol. 29, no. 6, 2010, pp. 883-896.
21. M. Li, Q.-A. Zeng, and W.-B. Jone, "DyXY: a proximity congestiona-ware deadlock-free dynamic routing method for network on chip", in Proc. of the Design Automation Conference (DAC), 2006, pp. 849-852.
22. Z. Lu, M. Zhong, and A. Jantsch, "Evaluation of On-Chip Networks Using Deflection Routing", in Proc. of the Great Lakes Symposium on VLSI (GLSVLSI), 2006, pp. 296-301.
23. M. Majer, C. Bobda, A. Ahmadinia, and J. Teich, "Packet routing in dynamically changing networks on chip", in Proc. of the 19th IEEE International Parallel and Distributed Processing Symposium, 2005, pp. 154.
24. S. D. Mediratta and J. Draper, "Performance evaluation of probe-send fault-tolerant network-on-chip router", in Proc. of the IEEE International Conf. on Application-specific Systems, Architectures and Processors (ASAP07), 2007, pp. 69-75.
25. M. Pirretti, G. M. Link, R. R. Brooks, N. Vijaykrishnan, M. T. Kandemir, and M. J. Irwin, "Fault tolerant algorithms for network-on-chip interconnect", in Proc. of the International Symposium on VLSI (ISVLSI '04), 2004, pp. 46.
26. V. Puente, J.A. Gregorio, F. Vallejo, and R. Beivide, "Immunet: dependable routing for interconnection networks with arbitrary topology", IEEE Transactions on Computers, vol. 57, no. 12, 2009, pp. 1676-1689.
27. th IEEE European Test Symposium (ETS), 2007, pp. 29-34.
28. S. Rodrigo, J. Flich, A. Roca, S. Medardoni, D. Bertozzi, J. Camacho, F. Silla, and J. Duato, "Addressing Manufacturing Challenges with Cost- Efficient Fault Tolerant Routing", in Proc. Fourth ACM/IEEE Int'l Networks-on-Chip Symposium (NOCS), 2010.
29. B. Vermeulen, J. Dielissen, K. Goossens, and C. Ciordas, "Bringing Communication Networks on a Chip: Test and Verification Implications", Communications Magazine, IEEE, 2003, pp. 74-81.
30. J. Wu and D. Wang, "Fault-tolerant and deadlock-free routing in 2-d meshes using rectilinear-monotone polygonal fault blocks", in Proc. of the International Conference on Parallel Processing, 2002, pp. 247.
31. th Design Automation Conference (DAC), 2008, pp. 441-446.
32. st IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), 2003, pp. 188-193.