FoN: Fault-on-Neighbor aware routing algorithm for Networks-on-Chip

Proceedings - IEEE International SOC Conference, SOCC 2010

Volumn , Issue , 2010, Pages 441-446

  Feng, Chaochao ^a,b   Lu, Zhonghai ^b   Jantsch, Axel ^b   Li, Jinwen ^a   Zhang, Minxuan ^a  

^a NATIONAL UNIVERSITY OF DEFENSE TECHNOLOGY   (China)

^b ROYAL INSTITUTE OF TECHNOLOGY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS TECHNOLOGY; DEFLECTION ROUTINGS; FAULT LINKS; HOP COUNT; LINK STATUS; NANOSCALE DOMAIN; NETWORKS ON CHIPS; ROUTING DECISIONS; SATURATED THROUGHPUT; SIMULATION RESULT; SMALL AREA;

ALGORITHMS; CMOS INTEGRATED CIRCUITS; ROUTING ALGORITHMS;

PROGRAMMABLE LOGIC CONTROLLERS;

EID: 79951631083     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SOCC.2010.5784672     Document Type: Conference Paper

References (12)

1. S. Kumar, A. Jantsch, J.P. Soininen, M. Forsell, M. Millberg, J. Oberg, K. Tiensyrja and A. Hemani, "A network on chip architecture and design methodology", IEEE Computer Society Annual Symposium on VLSI, pp. 117-122, April 2002.
2. Z. Lu, M. Zhong, and A. Jantsch, "Evaluation of on-chip networks using deflection routing", ACM Great Lakes symposium on VLSI, pp. 296-301, May 2006. (Pubitemid 44729263)
3. A. Kohler and M. Radetzki, "Fault-tolerant architecture and deflection routing for degradable NoC switches", IEEE International Symposium on Networks-on-Chip, pp. 22-31, May 2009.
4. T. Dumitras, S. Kerner, and R. Marculescu, "Towards on-chip fault-tolerant communication", Asia and South Pacific Design Automation Conference, pp. 225-232, January 2003.
5. M. Pirretti, G.M. Link, A.R. Brooks, N. Vijaykrishnan, M. Kandemir and M.J. Irwin, "Fault tolerant algorithms for Network-on-Chip interconnect", IEEE Computer Society Annual Symposium on VLSI, pp. 46-51 ,February 2004.
6. T. Schonwald, J. Zimmermann, O. Bringmann and W. Rosenstiel, "Fully adaptive fault-tolerant routing algorithm for Network-on-Chip architectures", Euromicro Conference on Digital System Design Architectures, Methods and Tools, pp. 527-534, August 2007.
7. Z. Zhang, A. Greiner and S. Taktak, "A reconfigurable routing algorithm for a fault-tolerant 2D-mesh Network-on-Chip", ACMIIEEE Design Automation Conference, pp. 441-446, June 2008.
8. D. Fick, A. DeOrio, G. Chen, V. Bertacco, D. Sylvester and D. Blaauw, "A highly resilient routing algorithm for fault-tolerant NoCs", Design, Automation & Test in Europe Conference & Exhibition, pp.21-26, April 2009.
9. E. Nilsson, M. Millberg, J. Oberg and A. Jantsch, "Load distribution with the proximity congestion awareness in a network on chip", Design, Automation & Test in Europe Conference & Exhibition, pp.1126-1127, March 2003.
10. Z. Lu and A. Jantsch, "TDM Virtual-Circuit Configuration for Network-on-Chip", IEEE Transaction on VLSI Systems, Vol. 16, No.8, pp. 1021-1034, August 2008.
11. Y.J. Suh, B.V. Dao, J. Duato and S. Yalamanchili, "Softwarebased rerouting for fault-tolerant pipelined communication", IEEE Transaction on Parallel and Distributed Systems, Vol. 11, No. 3, pp. 193-211, March 2000.
12. W.J. Dally and B. Towles, "Principles and practices of interconnection network", Morgan Kaufmann publishers, pp. 50-51, 2004.