DyXY: A proximity congestion-aware deadlock-free dynamic routing method for network on chip

Proceedings - Design Automation Conference

Volumn , Issue , 2006, Pages 849-852

  Li, Ming ^a   Zeng, Qing An ^a   Jone, Wen Ben ^a  

^a University of Cincinnati   (United States)

Author keywords

Network on chip; Packet routing; Queuing; Theory

Indexed keywords

CHIP SCALE PACKAGES; COMPUTER SIMULATION; COMPUTER SYSTEM RECOVERY; CONGESTION CONTROL (COMMUNICATION); QUEUEING THEORY; ROUTING ALGORITHMS;

ANALYTICAL MODELS; NETWORK-ON-CHIP;

PACKET NETWORKS;

EID: 34547144376     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1146909.1147125     Document Type: Conference Paper

References (10)

1. L. Benini and G. D. Micheli. Networks on chips: a new SOC paradigm. IEEE computer, 35:70-78, Jan 2002.
2. W. J. Dally and B. Towles. Route Packets, Not Wires: On-Chip Interconnection Networks. In Proc. Design Automation Conf., pages 684-689, 2001.
3. W. J. Dally. Virtual-channel flow control. IEEE Trans. Parallel and Distributed Systems, 3:194-205, Mar 1992.
4. Y. M. Boura and C. R. Das. Efficient fully adaptive wormhole routing in n-dlmensional meshes. In Proc. Int'l Conf. Distributed Computing Systems, pages 589-596, 1994.
5. C. J. Glass and L. M. Ni. Maximally fully adaptive routing in 2d meshes. In Proc. 1992 Int'l Conf. Parallel Processing, pages 101-104, 1992.
6. I. Corporation. A touchstone delta, system description. In Intel Advanced Information, 1991.
7. C. J. Glass and L. M. Ni. The turn model for adaptive routing. Journal of the ACM, 41:874-902, Sept 1994.
8. G. M. Chiu. The odd-even turn model for adaptive routing. IEEE Trans. on Parallel and Distributed Systems, 11:729-738, July 2000.
9. J. C. Hu and R. Marculescu. DyAD - smart routing for networks-on-chip. In Proc. Design Automation Conference, pages 260-263, 2004.
10. L. Kleinrock. Queuing Systems. John Wiley & Sons Inc., New York, 1976.