A reconfigurable routing algorithm for a fault-tolerant 2D-Mesh Network-on-Chip

Proceedings - Design Automation Conference

Volumn , Issue , 2008, Pages 441-446

  Zhang, Zhen ^a   Greiner, Alain ^a   Taktak, Sami ^a  

^a SORBONNE UNIVERSITÉ   (France)

Author keywords

2D Mesh NoC; DSPIN; Fault tolerant; MP2 SoC; Reconfiguration; Routing algorithm

Indexed keywords

BOOLEAN FUNCTIONS; COMPUTER AIDED DESIGN; DIGITAL INTEGRATED CIRCUITS; ELECTRIC NETWORK TOPOLOGY; INDUSTRIAL ENGINEERING; NETWORK ROUTING; PARALLEL ALGORITHMS; ROUTERS; ROUTING ALGORITHMS; SILICON;

2D-MESH NOC; DSPIN; FAULT-TOLERANT; MP2-SOC; RECONFIGURATION; ROUTING ALGORITHM;

COMPUTER NETWORKS;

EID: 51549089448     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DAC.2008.4555858     Document Type: Conference Paper

References (17)

1. Alliance CAD.
2. R. Boppana and S. Chalasani. Fault-tolerant wormhole routing algorithms for mesh networks. Computers, IEEE Transactions on, 44(7):848-864, 1995.
3. A. Chien and J. Kim. Planar-Adaptive Routing: Low-Cost Adaptive Networks for Multiprocessors. JACM, 42:91-123, 1995.
4. C. Cunningham and D. Avresky. Fault-tolerant adaptive routing for two-dimensional meshes. The 1 st IEEE Symposium on High-Performance Computer Architecture, pages 122-131, 1995.
5. W. Dally. Virtual-Channel Flow Control. IEEE Transactions on Parallel and Distributed Systems, 3(2):194-205. 1992.
6. W. Dally and C. Seitz. Deadlock-free message routing in multiprocessor interconnection networks. IEEE Transactions on Computers, 36(5):547-553, 1987.
7. DSPIN. http://www.lip6.fr/Direction/2005-05-13-DSPIN.pdf.
8. J. Duato. A Necessary and Sufficient Condition for Deadlock-Free Adaptive Routing in Wormhole Networks. IEEE Transactions on Parallel and Distributed Systems, 6(10):1055-1067, 1995.
9. J. Duato. A Theory of Fault-Tolerant Routing in Wormhole Networks. IEEE Transactions on Parallel and Distributed Systems, 8(8):790-802, 1997.
10. S. Furber. Living with Failure: Lessons from Nature? Proceedings of the Eleventh IEEE European Test Symposium (ETS'06)-Volume 00, pages 4-8, 2006.
11. C. Glass and L. Ni. The turn model for adaptive routing. Proceedings of the 19th annual international symposium on Computer architecture, pages 278-287, 1992.
12. C. Glass and L. Ni. Fault-tolerant wormhole routing in meshes. Fault-Tolerant Computing. 1993. FTCS-23. Digest of Papers., The Twenty-Third International Symposium on, pages 240-249, 1993.
13. D. Linder and J. Harden. An Adaptive and Fault Tolerant Wormhole Routing Strategy for k-ary n-cubos. IEEE Transactions on Computers, 40(1):2-12, 1991.
14. L. Ni and P. McKinley. A Survey of Wormhole Routing Techniques in Direct Networks. Computer, 26(2):62-76, 1993.
15. I. Panades, A. Greiner, A. Sheibanyrad, and G. STMicroelcctronics. A Low Cost Network-on-Chip with Guaranteed Service Well Suited to the GALS Approach. Nano-Networks and Workshops, 2006. NanoNet'06. 1st International Conference on, pages 1-5, 2006.
16. C. Su and K. Shin. Adaptive fault-tolerant deadlock-free routing in meshes and hypercubes. IEEE Transactions on Computers, 45(6):666-683, 1996.
17. S. Taktak, E. Encrenaz, and J. Desbarbieux. A Tool for Automatic Detection of Deadlock in Wormhole Networks on Chip. High-Level Design Validation and Test Workshop, 2006. Eleventh Annual IEEE International, pages 203-210, 2006.