Cluster prefetch: Tolerating on-chip wire delays in clustered microarchitectures

Proceedings of the International Conference on Supercomputing

Volumn , Issue , 2004, Pages 326-335

  Balasubramonian, Rajeev ^a  

^a Department of Electrical and Computer Engineering   (United States)

Author keywords

Clustered microarchitectures; Communication bound processors; Data prefetch; Distributed caches; Effective address and memory dependence prediction

Indexed keywords

CLUSTERED MICROARCHITECTURES; COMMUNICATION-BOUND PROCESSOR; DATA PREFETCH; DISTRIBUTED CACHES;

ALGORITHMS; BUFFER STORAGE; COMPUTATIONAL COMPLEXITY; DATA REDUCTION; ELECTRIC POWER UTILIZATION; MATHEMATICAL MODELS; MICROPROCESSOR CHIPS;

COMPUTER ARCHITECTURE;

EID: 8344258257     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (38)

1. V. Agarwal, M. Hrishikesh, S. Keckler, and D. Burger. Clock Rate versus IPC: The End of the Road for Conventional Microarchitectures. In Proceedings of ISCA-27, pages 248-259, June 2000.
2. A. Aggarwal and M. Franklin. An Empirical Study of the Scalability Aspects of Instruction Distribution Algorithms for Clustered Processors. In Proceedings of ISPASS, 2001.
3. A. Aggarwal and M. Franklin. Hierarchical Interconnects for On-Chip Clustering. In Proceedings of IPDPS, April 2002.
4. P. Ahuja, I. Emer, A. Klauser, and S. Mukherjee. Performance Potential of Effective Address Prediction of Load Instructions. In Proceedings of Workshop on Memory Performance Issues (in conjunction with ISCA-28), June 2001.
5. R. Balasubramonian, S. Dwarkadas, and D. Albonesi. Dynamically Managing the Communication-Parallelism Trade-Off in Future Clustered Processors. In Proceedings of ISCA-30, pages 275-286, June 2003.
6. A. Baniasadi and A. Moshovos. Instruction Distribution Heuristics for Quad-Cluster, Dynamically-Scheduled, Superscalar Processors. In Proceedings of MICRO-33, pages 337-347, December 2000.
7. R. Barua, W. Lee, S. Amarasinghe, and A. Agarwal. Maps: A Compiler-Managed Memory System for Raw Machines. In Proceedings of ISCA-26, May 1999.
8. M. Bekerman, S. Jourdan, R. Ronen, G. Kirshenboim, L. Rappoport, A. Yoaz, and U. Weiser. Correlated Load-Address Predictors. In Proceedings of ISCA-26, pages 54-63, May 1999.
9. B. Black, B. Mueller, S. Postal, R. Rakvie, N. Utamaphethai, and J. Shen. Load Execution Latency Reduction. In Proceedings of the 12th ICS, June 1998.
10. D. Burger and T. Austin. The Simplescalar Toolset, Version 2.0. Technical Report TR-97-1342, University of Wisconsin-Madison, June 1997.
11. R. Canal, J. M. Parcerisa, and A. Gonzalez. Dynamic Cluster Assignment Mechanisms. In Proceedings of HPCA-6, pages 132-142, January 2000.
12. T. Chen and J. Baer. Effective Hardware Based Data Prefetching for High Performance Processors. IEEE Transactions on Computers, 44(5):609-623, May 1995.
13. G. Chrysos and J. Emer. Memory Dependence Prediction Using Store Sets. In Proceedings of ISCA-25, June 1998.
14. K. Farkas, P. Chow, N. Jouppi, and Z. Vranesic. The Multicluster Architecture: Reducing Cycle Time through Partitioning. In Proceedings of MICRO-30, pages 149-159, December 1997.
15. E. Gibert, J. Sanchez, and A. Gonzalez. Effective Instruction Scheduling Techniques for an Interleaved Cache Clustered VLIW Processor. In Proceedings of MICRO-35, pages 123-133, November 2002.
16. E. Gibert, J. Sanchez, and A. Gonzalez. Flexible Compiler-Managed LO Buffers for Clustered VLIW Processors. In Proceedings of MICRO-36, December 2003.
17. J. Gonzalez and A. Gonzalez. Speculative Execution via Address Prediction and Data Prefetching. In Proceedings of the 11th ICS, pages 196-203, July 1997.
18. G. Hinton, D. Sager, M. Upton, D. Boggs, D. Carmean, A. Kyker, and P. Roussel. The Microarchitecture of the Pentium 4 Processor. Intel Technology Journal, Q1, 2001.
19. U. Kapasi, W. Dally, S. Rixner, J. Owens, and B. Khailany. The Imagine Stream Processor. In Proceedings of ICCD, September 2002.
20. S. Keckler and W. Dally. Processor Coupling: Integrating Compile Time and Runtime Scheduling for Parallelism. In Proceedings of ISCA-19, pages 202-213, May 1992.
21. R. Kessler. The Alpha 21264 Microprocessor. IEEE Micro, 19(2):24-36, March/April 1999.
22. R. Kessler, E. McLellan, and D. Webb. The Alpha 21264 Microprocessor Architecture. In Proceedings of ICCD, 1998.
23. M. Lipasti, C. Wilkerson, and J. Shen. Value Locality and Load Value Prediction. In Proceedings of ASPLOS-VIII, pages 138-147, October 1996.
24. A. Moshovos, S. Breach, T. Vijaykumar, and G. Sohi. Dynamic Speculation and Synchronization of Data Dependences. In Proceedings of ISCA-24, May 1997.
25. R. Nagarajan, K. Sankaralingam, D. Burger, and S. Keckler. A Design Space Evaluation of Grid Processor Architectures. In Proceedings of MICRO-34, pages 40-51, December 2001.
26. K. Olukotun, B. Nayfeh, L. Hammond, K. Wilson, and K.-Y. Chang. The Case for a Single-Chip Multiprocessor. In Proceedings of ASPLOS-VII, October 1996.
27. S. Palacharla, N. Jouppi, and J. Smith. Complexity-Effective Superscalar Processors. In Proceedings of ISCA-24, pages 206-218, June 1997.
28. J.-M. Parcerisa and A. Gonzalez. Reducing Wire Delay Penalty through Value Prediction. In Proceedings of MICRO-33, pages 317-326, December 2000.
29. J.-M. Parcerisa, J. Sahuquillo, A. Gonzalez, and J. Duato. Efficient Interconnects for Clustered Microarchitectures. In Proceedings of PACT, September 2002.
30. P. Racunas and Y. Patt. Partitioned First-Level Cache Design for Clustered Microarchitectures. In Proceedings of ICS-17, June 2003.
31. N. Ranganathan and M. Franklin. An Empirical Study of Decentralized ILP Execution Models. In Proceedings of ASPLOS-VIII, pages 272-281, October 1998.
32. G. Reinman and B. Calder. Predictive Techniques for Aggressive Load Speculation. In Proceedings of MICRO-31, December 1998.
33. J. Sanchez and A. Gonzalez. Modulo Scheduling for a Fully-Distributed Clustered VLIW Architecture. In Proceedings of MICRO-33, pages 124-133, December 2000.
34. Y. Sazeides, S. Vassiliadis, and J. Smith. The Performance Potential of Data Dependence Speculation and Collapsing. In Proceedings of MICRO-29, pages 238-247, Dec 1996.
35. P. Shivakumar and N. P. Jouppi. CACTI 3.0: An Integrated Cache Timing, Power, and Area Model. Technical Report TN-2001/2, Compaq Western Research Laboratory, August 2001.
36. J. Tendler, S. Dodson, S. Fields, H. Le, and B. Sinharoy. Power4 System Microarchitecture. Technical report, Technical White Paper, IBM, October 2001.
37. E. Tune, D. Liang, D. Tullsen, and B. Calder. Dynamic Prediction of Critical Path Instructions. In Proceedings of HPCA-7, pages 185-196, January 2001.
38. V. Zyuban and P. Kogge. Inherently Lower-Power High-Performance Superscalar Architectures. IEEE Transactions on Computers, March 2001.