Physical-layer modeling and system-level design of chip-scale photonic interconnection networks

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 30, Issue 10, 2011, Pages 1507-1520

  Chan, Johnnie ^a   Hendry, Gilbert ^a   Bergman, Keren ^a   Carloni, Luca P ^a  

^a Columbia University ^*  (United States)

Author keywords

Optical communications; optical crosstalk; optical losses; photonic interconnection networks; simulation software; system analysis and design

Indexed keywords

ATTRACTIVE SOLUTIONS; BUILDING BLOCKES; CHIP-SCALE; DESIGN AND SIMULATION; ELECTRONIC NETWORKS; ENERGY EFFICIENT; HIGH BANDWIDTH; INTERCONNECT DESIGN; MODELING AND ANALYSIS; NETWORKS ON CHIPS; OFF-CHIP COMMUNICATION; ON CHIPS; OPEN-SOURCE; OPTICAL CROSS-TALK; PARADIGM SHIFTS; PHOTONIC NETWORK; PHOTONIC TECHNOLOGIES; RECENT PROGRESS; SILICON PHOTONICS; SIMULATION SOFTWARE; SYSTEM ANALYSIS AND DESIGN; SYSTEM LEVEL DESIGN; SYSTEM-LEVEL PERFORMANCE;

COMPUTER SIMULATION; DESIGN; ENERGY EFFICIENCY; INTERCONNECTION NETWORKS; MODELS; NETWORK ARCHITECTURE; OPTICAL COMMUNICATION; SYSTEMS ANALYSIS; TELECOMMUNICATION SYSTEMS;

PHOTONICS;

EID: 80053289983     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2011.2157157     Document Type: Article

References (46)

1. D. Miller, "Device requirements for optical interconnects to silicon chips," Proc. IEEE, vol. 97, no. 7, pp. 1166-1185, Jul. 2009.
2. N. Magen, A. Kolodny, U. Weiser, and N. Shamir, "Interconnect-power dissipation in a microprocessor," in Proc. Int. Workshop SLIP, Feb. 2004, pp. 7-13. (Pubitemid 40730696)
3. Photonic and Electronic Network Integration and Execution Simulator (PhoenixSim) [Online]. Available: http://lightwave.ee.columbia. edu/phoenixsim
4. A. Varga. OMNeT++ Discrete Event Simulation System [Online]. Available: http://www.omnetpp.org
5. J. Chan, G. Hendry, A. Biberman, K. Bergman, and L. Carloni, "PhoenixSim: A simulator for physical-layer analysis of chip-scale photonic interconnection networks," in Proc. DATE, Mar. 2010, pp. 691- 696.
6. D. Vantrease, R. Schreiber, M. Monchiero, M. McLaren, N. P. Jouppi, M. Fiorentino, A. Davis, N. Binkert, R. G. Beausoleil, and J. H. Ahn, "Corona: System implications of emerging nanophotonic technology," in Proc. 35th Annu. ISCA, Jun. 2008, pp. 153-164.
7. A. Joshi, C. Batten, Y.-J. Kwon, S. Beamer, I. Shamim, K. Asanovic, and V. Stojanovic, "Silicon-photonic Clos networks for global on-chip communication," in Proc. 3rd ACM/IEEE Int. NOCS, May 2009, pp. 124-133.
8. Y. Pan, P. Kumar, J. Kim, G. Memik, Y. Zhang, and A. Choudhary, "Firefly: Illuminating future network-on-chip with nanophotonics," in Proc. 36th Annu. ISCA, Jun. 2009, pp. 429-440.
9. N. Kirman, M. Kirman, R. K. Dokania, J. F. Martinez, A. B. Apsel, M. A. Watkins, and D. H. Albonesi, "Leveraging optical technology in future bus-based chip multiprocessors," in Proc. 39th Annu. IEEE/ACM Int. Symp. Microarch. (MICRO), Dec. 2006, pp. 492- 503. (Pubitemid 351337021)
10. C. Batten, A. Joshi, J. Orcutt, A. Khilo, B. Moss, C. W. Holzwarth, M. A. Popovic, H. Li, H. I. Smith, J. L. Hoyt, F. X. Kartner, R. J. Ram, V. Stojanovic, and K. Asanovic, "Building many-core processorto- DRAM networks with monolithic CMOS silicon photonics," IEEE Micro, vol. 29, no. 4, pp. 8-21, Jul.-Aug. 2009.
11. M. J. Cianchetti, J. C. Kerekes, and D. H. Albonesi, "Phastlane: A rapid transit optical routing network," in Proc. 36th Annu. ISCA, Jun. 2009, pp. 441-450.
12. A. Shacham, K. Bergman, and L. P. Carloni, "Photonic networks-on-chip for future generations of chip multiprocessors," IEEE Trans. Comput., vol. 57, no. 9, pp. 1246-1260, Sep. 2008.
13. M. Petracca, B. G. Lee, K. Bergman, and L. P. Carloni, "Photonic NoCs: System-level design exploration," IEEE Micro, vol. 29, no. 4, pp. 74-85, Aug. 2009.
14. J. Chan, G. Hendry, A. Biberman, and K. Bergman, "Architectural exploration of chip-scale photonic interconnection network designs using physical-layer analysis," J. Lightw. Technol., vol. 28, no. 9, pp. 1305- 1315, May 2010.
15. G. Hendry, S. Kamil, A. Biberman, J. Chan, B. Lee, M. Mohiyuddin, A. Jain, K. Bergman, L. Carloni, J. Kubiatowicz, L. Oliker, and J. Shalf, "Analysis of photonic networks for a chip multiprocessor using scientific applications," in Proc. 3rd ACM/IEEE Int. NOCS, May 2009, pp. 104- 113.
16. G. Hendry, J. Chan, S. Kamil, L. Oliker, J. Shalf, L. Carloni, and K. Bergman, "Silicon nanophotonic network-on-chip using TDM arbitration," in Proc. 18th Annu. IEEE Symp. High Perform. Interconnects (HOTI), Aug. 2010, pp. 88-95.
17. D. Ding and D. Z. Pan, "OIL: A nano-photonics optical interconnect library for a new photonic networks-on-chip architecture," in Proc. 11th Int. Workshop SLIP, Jul. 2009, pp. 11-18.
18. J. Minz, S. Thyagaraja, and S. K. Lim, "Optical routing for 3D systemon- package," in Proc. DATE, vol. 1. Mar. 2006, pp. 1-2.
19. G. Hendry, J. Chan, L. P. Carloni, and K. Bergman, "VANDAL: A tool for the design specification of nanophotonic networks," in Proc. DATE, Mar. 2011, pp. 1-6.
20. I. O'Connor, F. Tissafi-Drissi, F. Gaffiot, J. Dambre, M. D. Wilde, J. V. Campenhout, D. V. Thourhout, J. V. Campenhout, and D. Stroobandt, "Systematic simulation-based predictive synthesis of integrated optical interconnect," IEEE Trans. Very Large Scale Integr. Syst., vol. 15, no. 8, pp. 927-940, Aug. 2007.
21. M. De Wilde, O. Rits, W. Meeus, H. Lambrecht, and J. V. Campenhout, "Integration of modeling tools for parallel optical interconnects in a standard EDA design environment," in Proc. DATE, Feb. 2004 [Online]. Available: http://citeseerx.ist.psu.edu/viewdoc/summary
22. P. K. Pepeljugoski and D. M. Kuchta, "Design of optical communications data links," IBM J. Res. Dev., vol. 47, nos. 2-3, pp. 223-237, Mar. 2003.
23. M. Briere, E. Drouard, F. Mieyeville, D. Navarro, I. O'Connor, and F. Gaffiot, "Heterogeneous modelling of an optical network-on-chip with SystemC," in Proc. 16th IEEE Int. Workshop RSP, Jun. 2005, pp. 10-16. (Pubitemid 41431992)
24. A. Kodi and A. Louri, "Optisim: A system simulation methodology for optically interconnected HPC systems," IEEE Micro, vol. 28, no. 5, pp. 22-36, Sep.-Oct. 2008.
25. H.-S. Wang, X. Zhu, L.-S. Peh, and S. Malik, "Orion: A powerperformance simulator for interconnection networks," in Proc. 35th Annu. ACM/IEEE Int. Symp. Microarch. (MICRO), Nov. 2002, pp. 294- 305.
26. F. Xia, L. Sekaric, and Y. Vlasov, "Ultracompact optical buffers on a silicon chip," Nature Photonics, vol. 1, pp. 65-71, Dec. 2006.
27. M. Gnan, S. Thorns, D. Macintyre, R. D. L. Rue, and M. Sorel, "Fabrication of low-loss photonic wires in silicon-on-insulator using hydrogen silsesquioxane electron-beam resist," IET Electron. Lett., vol. 44, no. 2, pp. 115-116, Jan. 2008. (Pubitemid 351169144)
28. J. Cardenas, C. B. Poitras, J. T. Robinson, K. Preston, L. Chen, and M. Lipson, "Low loss etchless silicon photonic waveguides," OSA Optics Express, vol. 17, no. 6, pp. 4752-4757, 2009.
29. M. J. Shaw, J. Guo, G. A. Vawter, S. Habermehl, and C. T. Sullivan, "Fabrication techniques for low-loss silicon nitride waveguides," Micromach. Technol. Micro-Optics Nano-Optics III, vol. 5720, pp. 109- 118, 2005. (Pubitemid 40954599)
30. W. Bogaerts, P. Dumon, D. V. Thourhout, and R. Baets, "Low-loss, lowcross- talk crossings for silicon-on-insulator nanophotonic waveguides," OSA Optics Lett., vol. 32, no. 19, pp. 2801-2803, 2007. (Pubitemid 351302883)
31. V. R. Almeida, R. R. Panepucci, and M. Lipson, "Nanotaper for compact mode conversion," OSA Optics Lett., vol. 28, no. 15, pp. 1302-1304, 2003.
32. G. Roelkens, D. V. Thourhout, and R. Baets, "High efficiency grating coupler between silicon-on-insulator waveguides and perfectly vertical optical fibers," OSA Optics Lett., vol. 32, no. 11, pp. 1495-1497, 2007. (Pubitemid 351292777)
33. M. Lipson, "Compact electro-optic modulators on a silicon chip," IEEE J. Selected Topics Quantum Electron., vol. 12, no. 6, pp. 1520-1526, Nov.-Dec. 2006. (Pubitemid 44956121)
34. W. Green, H. Hamann, L. Sekaric, M. Rooks, and Y. Vlasov, "Ultracompact reconfigurable silicon optical devices using micron-scale localized thermal heating," in Proc. OFC, Mar. 2007, p. OTuM3.
35. M. Watts, D. Trotter, R. Young, and A. Lentine, "Ultralow power silicon microdisk modulators and switches," in Proc. 5th IEEE Int. Conf. Group IV Photonics, Sep. 2008, pp. 4-6.
36. Q. Xu, S. Manipatruni, B. Schmidt, J. Shakya, and M. Lipson, "12.5 Gbit/s carrier-injection-based silicon micro-ring silicon modulators," OSA Optics Express, vol. 15, no. 2, pp. 430-436, 2007. (Pubitemid 46168487)
37. Y. Vlasov, W. M. J. Green, and F. Xia, "High-throughput silicon nanophotonic wavelength-insensitive switch for on-chip optical networks," Nat. Photonics, vol. 2, pp. 242-246, Apr. 2008.
38. B. G. Lee, A. Biberman, P. Dong, M. Lipson, and K. Bergman, "Alloptical comb switch for multiwavelength message routing in silicon photonic networks," IEEE Photonics Technol. Lett., vol. 20, no. 10, pp. 767-769, May 2008.
39. B. Little, J. Foresi, G. Steinmeyer, E. Thoen, S. Chu, H. Haus, E. Ippen, L. Kimerling, and W. Greene, "Ultra-compact Si-SiO2 microring resonator optical channel dropping filters," IEEE Photonics Technol. Lett., vol. 10, no. 4, pp. 549-551, Apr. 1998.
40. S. Assefa, F. Xia, S. W. Bedell, Y. Zhang, T. Topuria, P. M. Rice, and Y. A. Vlasov, "CMOS-integrated 40 GHz germanium waveguide photodetector for on-chip optical interconnects," in Proc. OFC, Mar. 2009, p. OMR4.
41. L. Vivien, J. Osmond, J.-M. Fédéli, D. Marris-Morini, P. Crozat, J.-F. Damlencourt, E. Cassan, Y. Lecunff, and S. Laval, "42 GHz p.i.n germanium photodetector integrated in a silicon-on-insulator waveguide," OSA Optics Express, vol. 17, no. 8, pp. 6252-6257, 2009.
42. H.-W. Chen, Y.-H. Kuo, and J. E. Bowers, "High speed hybrid silicon evanescent Mach-Zehnder modulator and switch," OSA Optics Express, vol. 16, no. 25, pp. 20571-20576, 2008.
43. T. Gensty, W. Elsäßer, and C. Mann, "Intensity noise properties of quantum cascade lasers," OSA Optics Express, vol. 13, no. 6, pp. 2032- 2039, 2005. (Pubitemid 40548764)
44. C. Miller, Fiber Optic Test and Measurement. Englewood Cliffs, NJ: Prentice-Hall, 1998.
45. J. Chan, A. Biberman, B. Lee, and K. Bergman, "Insertion loss analysis in a photonic interconnection network for on-chip and off-chip communications," in Proc. 21st Annu. Meeting IEEE LEOS, Nov. 2008, pp. 300-301.
46. K. Preston, S. Manipatruni, A. Gondarenko, C. B. Poitras, and M. Lipson, "Deposited silicon high-speed integrated electro-optic modulator," OSA Optics Express, vol. 17, no. 7, pp. 5118-5124, 2009.