Building many-core processor-to-DRAM networks with monolithic CMOS silicon photonics

IEEE Micro

Volumn 29, Issue 4, 2009, Pages 8-21

  Batten, Christopher ^a   Joshi, Ajay ^a   Orcutt, Jason ^a   Khilo, Anatol ^a   Moss, Benjamin ^a   Holzwarth, Charles W ^a   Popovic, Miloš A ^a   Li, Hanqing ^a   Smith, Henry L ^a   Hoyt, Judy L ^a   Kartner, Franz X ^a   Ram, Rajeev J ^a   Stojanović, Vladimir ^a   Asanović, Krste ^b  

^a MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

hardware; Magnetic cores; Multicore many core processors; On chip interconnection networks; Optical filters; Optical receivers; Optical transmitters; Optical waveguides; Photonics; Processor to DRAM networks; Silicon photonic technology; System on a chip

Indexed keywords

MULTICORE/MANY-CORE PROCESSORS; ON-CHIP INTERCONNECTION NETWORKS; OPTICAL TRANSMITTERS; PROCESSOR-TO-DRAM NETWORKS; SYSTEM-ON-A-CHIP;

ACOUSTIC RECEIVERS; APPLICATION SPECIFIC INTEGRATED CIRCUITS; BANDPASS FILTERS; DYNAMIC RANDOM ACCESS STORAGE; ENERGY EFFICIENCY; INTEGRATED OPTOELECTRONICS; INTERCONNECTION NETWORKS; MAGNETIC CIRCUITS; MAGNETIC CORES; MAGNETIC DEVICES; OPTICAL RECEIVERS; OPTICAL WAVEGUIDES; PHOTONIC DEVICES; PHOTONICS; TECHNOLOGY; TRANSMITTERS; WAVEGUIDES;

OPTICAL FILTERS;

EID: 70049084752     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/MM.2009.60     Document Type: Article

References (12)

1. T. Barwicz et al., "Silicon Photonics for Compact, Energy-efficient Interconnects," J. Optical Networking, vol. 6, no. 1, 2007, pp. 63-73.
2. C. Gunn, "CMOS Photonics for High-speed Interconnects," IEEE Micro vol. 26, no. 2, 2006, pp. 58-66.
3. A. Shacham et al., "Photonic NoC for DMA Communications in Chip Multiprocessors," Proc. Symp. High-Performance Interconnects (HOTI), IEEE CS Press, 2007, pp. 29-38.
4. N. Kirman et al., "Leveraging Optical Technology in Future Bus-based Chip Multiprocessors," Proc. Int'l Symp. Microarchitecture, IEEE CS Press, 2006, pp. 492-503.
5. D. Vantrease et al., "Corona: System Implications of Emerging Nanophotonic Technology," Proc. Int'l Symp. Computer Architecture (ISCA), IEEE CS Press, 2008, pp. 153-164.
6. C. Schow et al., "A < 5mW/Gb/s/link, 16×10Gb/s Bidirectional Single-chip CMOS Optical Transceiver for Board Level Optical Interconnects," Proc. Int'l Solid-State Circuits Conf., 2008, pp. 294-295.
7. C. Holzwarth et al., "Localized Substrate Removal Technique Enabling Strong-confinement Microphotonics in Bulk Si CMOS Processes," Proc. Conf. Lasers and Electro-Optics (CLEO), Optical Soc. of America, 2008.
8. J. Orcutt et al., "Demonstration of an Electronic Photonic Integrated Circuit in a Commercial Scaled Bulk CMOS Process," Proc. Conf. Lasers and Electro-Optics (CLEO), Optical Soc. of America, 2008.
9. M. Lipson, "Compact Electro-optic Modulators on a Silicon Chip," J. Selected Topics in Quantum Electronics, vol. 12, no. 6, 2006, pp. 1520-1526.
10. B. Kim and V. Stojanovíc, "Characterization of Equalized and Repeated Interconnects for NoC Applications," IEEE Design and Test of Computers, vol. 25, no. 5, 2008, pp. 430-439.
11. J. Balfour and W. Dally, "Design Tradeoffs for Tiled CMP On-chip Networks," Proc. Int'l Conf. Supercomputing, ACM Press, 2006, pp. 187-198.
12. M. Popovíc, E. Ippen, and F. Kärtner, "Low-Loss Bloch Waves in Open Structures and Highly Compact, Efficient Si Waveguide-crossing Arrays," Proc. 20th Ann. Mtg. of IEEE Lasers and Electro-Optics Society, IEEE Press, 2007, pp. 56-57.