Systematic simulation-based predictive synthesis of integrated optical interconnect

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 15, Issue 8, 2007, Pages 927-939

  O'Connor, Ian ^a,b   Tissafi Drissi, Faress ^b,c   Gaffiot, Frédéric ^b   Dambre, Joni ^a,d   De Wilde, Michiel ^d   Van Campenhout, Joris ^a,d   Van Thourhout, Dries ^a,d   Van Campenhout, Jan ^a,d   Stroobandt, Dirk ^a,d  

^a IEEE   (France)

^b ECOLE CENTRALE DE LYON   (France)

^c Mixed Signal Design Department   (France)

^d GHENT UNIVERSITY   (Belgium)

Author keywords

Integrated optical interconnect; Multidomain design methods; Synthesis

Indexed keywords

INTEGRATED OPTICAL INTERCONNECTS; INTEGRATED PHOTONIC TECHNOLOGY; INTERFACE CIRCUITS; MULTIDOMAIN DESIGN METHODS;

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; DENSITY (OPTICAL); MICROPROCESSOR CHIPS;

OPTICAL INTERCONNECTS;

EID: 34547455222     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2007.900730     Document Type: Conference Paper

References (24)

1. J. H. C. Collet et al., "Architectural approach to the role of optics in mono- and multi-processor machines," Appl Opt., vol. 39, pp. 671-671, 2000.
2. E. G. Friedman, "Clock distribution networks in synchronous digital integrated circuits," Proc. IEEE, vol. 89, no. 5, pp. 665-665, May 2001.
3. M. Kobrinsky et al., "On-Chip optical interconnects," Intel Technol. J., vol. 8, no. 2, pp. 129-141, 2004.
4. SEMATECH, Austin, TX, "International technology roadmap for semiconductors," 2005.
5. J. H. Collet, F. Caignet, F. Sellaye, and D. Litaize, "Performance constraints for on chip optical interconnects," IEEE J. Sel. Topics Quantum Electron., vol. 9, no. 2, pp. 425-432, Mar./Apr. 2003.
6. P. Rojo-Romeo, J. V. Campenhout, D. V. Thourhout, C. Seassal, P. Regreny, A. Kazmizerczak, C. Seassal, X. Letartre, G. Hollinger, D. V. Thourhout, R. Baets, L. D. Cioccio, and J. M. Fedeli, '"Heterogeneous integration of electrically driven microdisk based laser sources for optical interconnects and photonic ICs," Opt. Express, vol. 14, no. 9, pp. 3864-3864, 2006.
7. A. Sakai, G. Hara, and T. Baba, "Propagation characteristics of ultra-high-Δ optical waveguide on silicon-on-Insulator substrate," Japan J. Appl. Phys. - Pt. 2, vol. 40, no. 383, pp. L383-L385, 2001.
8. R. Fujita, R. Ushigome, and T. Baba, "Continuous wave lasing in GaInAsP microdisk injection laser with threshold current of 40 uA," Electron. Lett., vol. 36, no. 9, pp. 790-790, 2000.
9. P. R. A. Binetti, X. J. M. Leijtens, M. Nikoufard, R. Orobtchouk, T. Benyattou, T. d. Vries, Y. S. Oei, and M. K. Smit, "A compact detector for use in photonic interconnections on CMOS ICs," in Proc. Symp. IEEE/LEOS Benelux Chapter, 2005, pp. 233-236.
10. J.-M. Fedeli, R. Orobtchouk, C. Seassal, and L. Vivien, "Integration issues of a photonic layer on top of a CMOS circuit," SPIE Photon. Eur:, vol. 6125, pp. 97-111, 2006.
11. G. Gielen et al., "Analog and digital circuit design in 65 nm CMOS: End of the road," Proc. Design Autom. Test Eur. (DATE), pp. 36-36, 2005.
12. I. O'Connor, F. Tissafi-Drissi, G. Revy, and F. Gaffiot, "UML/XML-based approach to hierarchical AMS synthesis," in Proc. Forum Design Lang, 2005, pp. 98-100.
13. M. Hamour, R. Saleh, S. Mirabbasi, and A. Ivanov, "Analog IP design flow for SoC applications," in Proc. Int. Symp. Circuits Syst. (ISCAS), 2003, pp. IV-676.
14. S. S. Mohan et al., "Bandwidth extension in CMOS with optimized chip inductors," IEEE J. Solid-State Circuits, vol. 35, no. 3, pp. 346-355, Mar. 2000.
15. C. W. Kuo et al., "2 Gbit/s transimpedance amplifier fabricated by 0.35 μm CMOS technologies," IEE Electron. Lett., vol. 37, no. 19, pp. 1158-1158, Sep. 2001.
16. J. Graeme, Photodiode Amplifiers. Boston, MA: McGraw-Hill, 1996.
17. M. Ingels and M. S. J. Steyaert, "A 1-Gb/s, 0.7 μm CMOS optical receiver with full rail-to-rail output swing," IEEE J. Solid-State Circuits, vol. 34, no. 7, pp. 971-971, Jul. 1999.
18. I. O'Connor, F. Mieyeville, F. Tissafi-Drissi, G. Tosik, and F. Gaffiot, "Predictive design space exploration of maximum, bandwidth CMOS photoreceiver preamplifiers," in Proc. IEEE Int. Conf. Electron., Circuits Syst. (ICECS), 2003, pp. 483-486.
19. E. Kyriakis-Bitzaros et al, "Particular aspects of drivers for VCSELs operating at multi-Gb/s," J. Semicond. Technol. Sci., vol. 2, no. 1, pp. 82-86, Mar. 2002.
20. I. O' Connor et al, "D1.2. definition and quantification of specifications for different subcomponents," Deliverable D1.2, 2006 [Online]. Available: http://picmos.intec.ugent.be
21. C. S. Seassal et al., "Comparison of proposed architectures for μ-source and choice of design to be used for optical link," Deliverable D3.2, 2005 [Online]. Available: http://picmos.intec.uge.nt.be
22. J. J. Morikuni, A. Dharchoudhury, Y. Leblebici, and S. M. Kang, "Improvements to the standard theory of photoreceiver noise," J. Lightw. Technol., vol. 12, no. 7, pp. 1174-1184, Jul. 1994.
23. Y. Cao, T. Sato, D. Sylvester, M. Orshansky, and C. Hu, "New paradigm, of predictive MOSFET and interconnect modeling for early circuit design," in Proc. Custom Integr: Circuits Conf., 2000, pp. 201-204.
24. T. Fukazawa et al., "Low loss intersection of Si photonic wire waveguides," Japan J. Appl. Phys., vol. 43, no. 3, pp. 646-647, 2004.