Evolvable block-based neural network design for applications in dynamic environments

VLSI Design

Volumn 2010, Issue , 2010, Pages

  Merchant, Saumil G ^a   Peterson, Gregory D ^b  

^a GEORGE WASHINGTON UNIVERSITY   (United States)

^b University of Tennessee   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BLOCK-BASED NEURAL NETWORKS; DEDICATED HARDWARE; DYNAMIC ADAPTATIONS; DYNAMIC CONDITION; DYNAMIC ENVIRONMENTS; EVOLVABLE; HARDWARE IMPLEMENTATIONS; IN-FIELD; INTERNAL PARAMETERS; NETWORK STRUCTURES; OFF-LINE TRAINING; OFFLINE; ONLINE TRAINING; SOFTWARE IMPLEMENTATION; SOFTWARE SIMULATION; SYSTEM RELIABILITY; TARGET APPLICATION; TRAINING ALGORITHMS; TYPICAL DESIGN;

COMPUTER SIMULATION; DESIGN; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); HARDWARE; TIME SERIES ANALYSIS;

NEURAL NETWORKS;

EID: 80052655519     PISSN: 1065514X     EISSN: None     Source Type: Journal    
DOI: 10.1155/2010/251210     Document Type: Article

References (100)

1. Merchant S. G., Peterson G. D., An evolvable artificial neural network platform for dynamic environments Proceedings of the 51st Midwest Symposium on Circuits and Systems (MWSCAS 08) August 2008 Knoxville, Tenn, USA 77 80
2. de Garis H., Evolvable Hardware: Principles and Practice. Communications of the Association for Computer Machinery (CACM Journal), August 1997
3. Heemskerk J. N. H., Overview of neural hardware Neurocomputers for Brain-Style Processing: Design, Implementation and Application 1995 Leiden, The Netherlands Unit of Experimental and Theoretical Psychology, Leiden University
4. Graf H. P., Jackel L. D., Advances in neural network hardware Proceedings of the International Electron Devices Meeting (IEDM 88) December 1988 San Francisco, Calif, USA 766 769
5. Collins D. R., Penz P. A., Considerations for neural network hardware implementations 2 Proceedings of the 22nd IEEE International Symposium on Circuits and Systems (ISCAS 89) May 1989 Portland, Ore, USA 834 836
6. Ienne P., Architectures for neuro-computers: review and performance evaluation 1993 93/21 Zurich, Switzerland Swiss Federal Institute of Technology
7. Ienne P., Kuhn G., Papamichalis P., Kerwin R., Digital systems for neural networks Digital Signal Processing Technology 1995 57 Orlando, Fla, USA SPIE Optical Engineering
8. Aybay I., Cetinkaya S., Halici U., Classification of neural network hardware Neural Network World 1996 6 1 11 29
9. Card H. C., Rosendahl G. K., McNeill D. K., McLeod R. D., Competitive learning algorithms and neurocomputer architecture IEEE Transactions on Computers 1998 47 8 847 858 (Pubitemid 128738519)
10. Schoenauer T., Jahnke A., Roth U., Klar H., Digital neurohardware: principles and perspectives Proceedings of the 3rd International Workshop on Neural Networks in Applications (NN 98) February 1998 Magdeburg, Germany
11. Reyneri L. M., Theoretical and implementation aspects of pulse streams: an overview Proceedings of the 7th International Conference on Microelectronics for Neural, Fuzzy and Bio-Inspired Systems April 1999 Granada, Spain 78 89
12. Linares-Barranco B., Andreou A. G., Indiveri G., Shibata T., Special issue on neural networks hardware implementations IEEE Transactions on Neural Networks 2003 14 5 976 979
13. Zhu J., Sutton P., FPGA implementations of neural networksa survey of a decade of progress Proceedings of the 13th International Conference on Field-Programmable Logic and Applications (FPL 03) September 2003 Lisbon, Portugal 1062 1066
14. Aibe N., Yasunaga M., Yoshihara I., Kim J. H., A probabilistic neural network hardware system using a learning-parameter parallel architecture 3 Proceedings of the International Joint Conference on Neural Networks (IJCNN 02) May 2002 Honolulu, Hawaii, USA 2270 2275
15. Ayala J. L., Lomea A. G., Lpez-Vallejo M., Fernndez A., Design of a pipelined hardware architecture for real-time neural network computations 1 Proceedings of the 45th Midwest Symposium on Circuits and Systems (MWSCAS 02) August 2002 Tulsa, Okla, USA 419 422
16. Ramacher U., Synapse-X: a general-purpose neurocomputer architecture 3 Proceedings of IEEE International Joint Conference on Neural Networks (IJCNN 91) July 1991 Seattle, Wash, USA 2168 2176
17. Moussa M., Areibi S., Nichols K., Omondi A. R., Rajapakse J. C., On the arithmetic precision for implementing back-propagation networks on FPGA: a case study FPGA Implementations of Neural Networks 2006 Berlin, Germany Springer 37 61
18. Nichols K. R., Moussa M. A., Areibi S. M., Feasibility of floating-point arithmetic in FPGA based artificial neural networks Proceedings of the 15th International Conference on Computer Applications in Industry and Engineering (CAINE 02) November 2002 San Diego, Calif, USA
19. Holt J. L., Baker T. E., Back propagation simulations using limited precision calculations Proceedings of the International Joint Conference on Neural Networks (IJCNN 91) July 1991 Seattle, Wash, USA 121 126
20. Holt J. L., Hwang J.-N., Finite precision error analysis of neural network electronic hardware implementations Proceedings of the International Joint Conference on Neural Networks (IJCNN91) July 1991 Seattle, Washington, USA 519 525
21. Holt J. L., Hwang J.-N., Finite precision error analysis of neural network hardware implementations IEEE Transactions on Computers 1993 42 3 281 290
22. Ros E., Ortigosa E. M., Agis R., Carrillo R., Arnold M., Real-time computing platform for spiking neurons (RT-spike) IEEE Transactions on Neural Networks 2006 17 4 1050 1063 (Pubitemid 44207804)
23. Porrmann M., Witkowski U., Kalte H., Ruckert U., Implementation of artificial neural networks on a reconfigurable hardware accelerator Proceedings of the 10th Euromicro Workshop on Parallel, Distributed and Network-Based Processing January 2002 Canary Islands, Spain 243 250
24. Torres-Huitzil C., Girau B., FPGA implementation of an excitatory and inhibitory connectionist model for motion perception Proceedings of IEEE International Conference on Field Programmable Technology (FPT 05) December 2005 Singagore 259 266
25. Kothandaraman S., Implementation of block-based neural networks on reconfigurable computing platforms MS Report 2004 Knoxville, Tenn, USA Electrical and Computer Engineering Department, University of Tennessee
26. Ferrer D., Gonzlez R., Fleitas R., Acle J. P., Canetti R., NeuroFPGAimplementing artificial neural networks on programmable logic devices 3 Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE 04) February 2004 Paris, France 218 223
27. Yen C. T., Weng W.-D., Lin Y. T., FPGA realization of a neural-network-based nonlinear channel equalizer IEEE Transactions on Industrial Electronics 2004 51 2 472 479
28. Wang Q., Yi B., Xie Y., Liu B., The hardware structure design of perceptron with FPGA implementation 1 Proceedings of IEEE International Conference on Systems, Man and Cybernetics October 2003 Washington, DC, USA 762 767
29. Syiam M. M., Klash H. M., Mahmoud I. I., Haggag S. S., Hardware implementation of neural network on FPGA for accidents diagnosis of the multi-purpose research reactor of Egypt Proceedings of the 15th International Conference on Microelectronics (ICM 03) December 2003 Cairo, Egypt 326 329
30. Krips M., Lammert T., Kummert A., FPGA implementation of a neural network for a real-time hand tracking system Proceedings of the 1st IEEE International Workshop on Electronic Design, Test and Applications January 2002 Christchurch, New Zealand 313 317
31. Zhu J., Milne G. J., Gunther B. K., Towards an FPGA based reconfigurable computing environment for neural network implementations 2 Proceedings of the 9th International Conference on Artificial Neural Networks (ICANN 99) September 1999 Edinburgh, UK 661 666
32. Happe S., Kranz H.-G., Practical applications for the machine intelligent partial discharge disturbing pulse suppression system NeuroTEK II 5 Proceedings of the 11th International Symposium on High Voltage Engineering (ISH 99) August 1999 London, UK 37 40
33. Marchesi M., Orlandi G., Piazza F., Uncini A., Fast neural networks without multipliers IEEE Transactions on Neural Networks 1993 4 1 53 62
34. van Daalen M., Kosel T., Jeavons P., Shawe-Taylor J., Emergent activation functions from a stochastic bit-stream neuron Electronics Letters 1994 30 4 331 333
35. van Keulen E., Colak S., Withagen H., Hegt H., Neural network hardware performance criteria 3 Proceedings of IEEE International Conference on Neural Networks June 1994 Orlando, Fla, USA 1955 1958
36. Johansson H. O., Larsson P., Larsson-Edefors P., Svensson C., A 200-MHz CMOS bit-serial neural network Proceedings of the 7th Annual IEEE International ASIC Conference and Exhibit September 1994 Rochester, NY, USA 312 315
37. Gschwind M., Salapura V., Maischbergeres O., Space efficient neural net implementation Proceedings of the 2nd International ACM/SIGDA Workshop on Field-Programmable Gate Arrays February 1994 Berkeley, Calif, USA
38. Murray A. F., Smith A. V. W., Asynchronous VLSI neural networks using pulse-stream arithmetic IEEE Journal of Solid-State Circuits 1988 23 3 688 697
39. Lysaght P., Stockwood J., Law J., Girma D., Artificial neural network implementation on a fine-grained FPGA Proceedings of the 4th International Workshop on Field-Programmable Logic and Applications (FPL 94) September 1994 Prague, Czech Republic 421 431
40. Salapura V., Neural networks using bit stream arithmetic: a space efficient implementation 6 Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS 94) May 1994 London, UK 475 478
41. Chujo N., Kuroyanagi S., Doki S., Okuma S., An iterative calculation method of neuron model with sigmoid function 3 Proceedings of IEEE International Conference on Systems, Man and Cybernetics October 2001 Tucson, Ariz, USA 1532 1537
42. Guccione S. A., Gonzalez M. J., Neural network implementation using reconfigurable architectures Selected Papers from the Oxford 1993 International Workshop on Field Programmable Logic and Applications on More FPGAs 1994 Oxford, UK Abingdon EE CS Books 443 451
43. Mintzer L., Digital filtering in FPGAs 2 Proceedings of the 28th Asilomar Conference on Signals, Systems and Computers November 1994 Pacific Grove, Calif, USA 1373 1377
44. Szabo T., Antoni L., Horvath G., Feher B., A full-parallel digital implementation for pre-trained NNs 2 Proceedings of the International Joint Conference on Neural Networks (IJCNN 00) July 2000 Como, Italy 49 54
45. Noory B., Groza V., A reconfigurable approach to hardware implementation of neural networks 3 Proceedings of the Canadian Conference on Electrical and Computer Engineering May 2003 Montreal, Canada 1861 1864
46. Pasero E., Perri M., Hw-Sw codesign of a flexible neural controller through a FPGA-based neural network programmed in VHDL 4 Proceedings of IEEE International Joint Conference on Neural Networks (IJCNN 04) July 2004 Budapest, Hungary 3161 3165
47. Kung C.-H., Devaney M. J., Kung C.-M., Huang C.-M., Wang Y.-J., Kuo C.-T., The VLSI implementation of an artificial neural network scheme embedded in an automated inspection quality management system 1 Proceedings of the 19th IEEE Instrumentation and Measurement Technology Conference (IMTC 02) May 2002 Anchorage, Alaska, USA 239 244
48. Eldredge J. G., Hutchings B. L., Density enhancement of a neural network using FPGAs and run-time reconfiguration Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines April 1994 Napa Valley, Calif, USA 180 188
49. Eldredge J. G., Hutchings B. L., RRANN: a hardware implementation of the backpropagation algorithm using reconfigurable FPGAs 4 Proceedings of IEEE International Conference on Neural Networks, IEEE World Congress on Computational Intelligence June 1994 Orlando, Fla, USA 2097 2102
50. Cox C. E., Blanz W. E., GANGLIONa fast field-programmable gate array implementation of a connectionist classifier IEEE Journal of Solid-State Circuits 1992 27 3 288 299
51. Perez-Uribe A., Sanchez E., FPGA implementation of an adaptable-size neural network Proceedings of the 6th International Conference on Artificial Neural Networks (ICANN 96) July 1996 Bochum, Germany 383 388
52. Restrepo H. F., Hoffmann R., Perez-Uribe A., Teuscher C., Sanchez E., A networked FPGA-based hardware implementation of a neural network application Proceedings of IEEE Symposium on Field-Programmable Custom Computing Machines April 2000 Napa Valley, Calif, USA 337 338
53. Kajitani I., Murakawa M., Nishikawa D., An evolvable hardware chip for prosthetic hand controller Proceedings of the 7th International Conference on Microelectronics for Neural, Fuzzy and Bio-Inspired Systems (MicroNeuro 99) April, 1999 Granada, Spain 179 186
54. Mathia K., Clark J., On neural network hardware and programming paradigms 3 Proceedings of the International Joint Conference on Neural Networks (IJCNN 02) June 2002 Honolulu, Hawaii, USA 2692 2697
55. Hajtas D., Durackova D., The library of building blocks for an integrate fire neural network on a chip 4 Proceedings of IEEE International Joint Conference on Neural Networks (IJCNN 04) July 2004 Budapest, Hungary 2631 2636
56. Jayadeva, Rahman S. A., A neural network with O(N) neurons for ranking N numbers in O(1/N) time IEEE Transactions on Circuits and Systems I 2004 51 10 2044 2051
57. Hadley J. D., Hutchings B. L., Design methodologies for partially reconfigured systems Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines April 1995 Napa Valley, Calif, USA 78 84
58. Gadea R., Cerda J., Ballester F., Macholi A., Artificial neural network implementation on a single FPGA of a pipelined on-line backpropagation Proceedings of the 13th International Symposium on System Synthesis September 2000 Madrid, Spain 225 230
59. Paul K., Rajopadhye S., Back-propagation algorithm achieving 5 Gops on the Virtex-E FPGA Implementations of Neural Networks 2006 Berlin, Germany Springer 137 165
60. Witkowski U., Neumann T., Ruckert U., Digital hardware realization of a hyper basis function network for on-line learning Proceedings of the 7th International Conference on Microelectronics for Neural, Fuzzy and Bio-Inspired Systems (MicroNeuro 99) April 1999 Granada, Spain 205 211
61. Murakawa M., Yoshizawa S., Kajitani I., The GRD chip: genetic reconfiguration of DSPs for neural network processing IEEE Transactions on Computers 1999 48 6 628 639
62. Hammerstrom D., A VLSI architecture for high-performance, low-cost, on-chip learning 2 Proceedings of the International Joint Conference on Neural Networks (IJCNN 90) June 1990 San Diego, Calif, USA 537 544
63. Sato Y., Shibata K., Asai M., Development of a high-performance, general purpose neuro-computer composed of 512 digital neurons 2 Proceedings of the International Joint Conference on Neural Networks (IJCNN 93) October 1993 Nagoya, Japan 1967 1970
64. Tang T., Ishizuka O., Matsumoto H., Backpropagation learning in analog T-model neural network hardware 1 Proceedings of the International Joint Conference on Neural Networks (IJCNN 93) October 1993 Nagoya, Japan 899 902
65. Linares-Barranco B., Sanchez-Sinencio E., Rodriguez-Vazquez A., Huertas J. L., A CMOS analog adaptive BAM with on-chip learning and weight refreshing IEEE Transactions on Neural Networks 1993 4 3 445 455 (Pubitemid 23684036)
66. Farquhar E., Gordon C., Hasler P., A field programmable neural array Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS 06) May 2006 Kos, Greece 4114 4117
67. Tenore F., Vogelstein R. J., Etienne-Cummings R., Cauwenberghs G., Lewis M. A., Hasler P., A spiking silicon central pattern generator with floating gate synapses [robot control applications] 4 Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS 05) May 2005 Kobe, Japan 4106 4109
68. Indiveri G., Chicca E., Douglas R. J., A VLSI reconfigurable network of integrate-and-fire neurons with spike-based learning synapses Proceedings of the 12th European Symposium on Artificial Neural Networks (ESANN 04) April 2004 Bruges, Belgium
69. Girau B., FPNA: applications and implementations FPGA Implementations of Neural Networks 2006 Berlin, Germany Springer 103 136
70. Girau B., FPNA: concepts and properties FPGA Implementations of Neural Networks 2006 Berlin, Germany Springer 63 101
71. Holler M., Tam S., Castro H., Benson R., An electrically trainable artificial neural network (ETANN) with 10240 floating gate synapses Artificial Neural Networks: Electronic Implementations 1990 New York, NY, USA IEEE 50 55
72. Mumford M. L., Andes D. K., Kern L. L., The Mod 2 Neurocomputer system design IEEE Transactions on Neural Networks 1992 3 3 423 433
73. Schmitz T., Hohmann S., Meier K., Schemmel J., Schurmann F., Speeding up hardware evolution: a coprocessor for evolutionary algorithms Evolvable Systems: From Biology to Hardware 2003 2606 Berlin, Germany Springer 274 285 Lecture Notes in Computer Science (Pubitemid 36316892)
74. Omondi A., Rajapakse J., Bajger M., FPGA neurocomputers FPGA Implementations of Neural Networks 2006 Berlin, Germany Springer 1 36
75. Jackel L. D., Graf H. P., Howard R. E., Electronic neural network chips Applied Optics 1987 26 23 5077 5080 (Pubitemid 18009632)
76. Farquhar E., Hasler P., A bio-physically inspired silicon neuron IEEE Transactions on Circuits and Systems I 2005 52 3 477 488 (Pubitemid 40466877)
77. Linares-Barranco B., Sanchez-Sinencio E., Rodriguez-Vazquez A., Huertas J. L., A modular T-mode design approach for analog neural network hardware implementations IEEE Journal of Solid-State Circuits 1992 27 5 701 713
78. Gordon C., Farquhar E., Hasler P., A family of floating-gate adapting synapses based upon transistor channel models 1 Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS 04) May 2004 Vancouver, Canada 317 320
79. Farquhar E., Abramson D., Hasler P., A reconfigurable bidirectional active 2 dimensional dendrite model 1 Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS 04) May 2004 Vancouver, Canada 313 316
80. Cauwenberghs G., Neugebauer C. F., Yariv A., An adaptive CMOS matrix-vector multiplier for large scale analog hardware neural network applications 1 Proceedings of the International Joint Conference on Neural Networks (IJCNN 91) July 1991 Seattle, Wash, USA 507 511
81. Barkan O., Smith W. R., Persky G., Design of coupling resistor networks for neural network hardware IEEE Transactions on Circuits and Systems 1990 37 6 756 765 (Pubitemid 20725027)
82. Schwartz T. J., A neural chips survey AI Expert 1990 5 12 34 38
83. Agranat A. J., Neugebauer C. F., Yariv A., A CCD based neural network integrated circuit with 64K analog programmable synapses 2 Proceedings of the International Joint Conference on Neural Networks (IJCNN 90) June 1990 San Diego, Calif, USA 551 555
84. Massengill L. W., Mundie D. B., An analog neural hardware implementation using charge-injection multipliers and neuron-specific gain control IEEE Transactions on Neural Networks 1992 3 3 354 362
85. Passos Almeida A., Franca J. E., A mixed-mode architecture for implementation of analog neural networks with digital programmability 1 Proceedings of the International Joint Conference on Neural Networks (IJCNN 93) October 1993 Nagoya, Japan 887 890
86. DeYong M. R., Findley R. L., Fields C., The design, fabrication, and test of a new VLSI hybrid analog-digital neural processing element IEEE Transactions on Neural Networks 1992 3 3 363 374
87. Sackinger E., Boser B. E., Bromley J., LeCun Y., Jackel L. D., Application of the ANNA neural network chip to high-speed character recognition IEEE Transactions on Neural Networks 1992 3 3 498 505
88. Zatorre-Navarro G., Medrano-Marqués N., Celma-Pueyo S., Analysis and simulation of a mixed-mode neuron architecture for sensor conditioning IEEE Transactions on Neural Networks 2006 17 5 1332 1335 (Pubitemid 46445189)
89. Maier K. D., Beckstein C., Blickhan R., Erhard W., Fey D., A multi-layer-perceptron neural network hardware based on 3D massively parallel optoelectronic circuits Proceedings of the 6th International Conference on Parallel Interconnects October 1999 Anchorage, Alaska, USA 73 80
90. Craven M. P., Curtis K. M., Hayes-Gill B. R., Consideration of multiplexing in neural network hardware IEE Proceedings: Circuits, Devices and Systems 1994 141 3 237 240
91. Moon S.-W., Kong S.-G., Block-based neural networks IEEE Transactions on Neural Networks 2001 12 2 307 317 (Pubitemid 32371485)
92. Jiang W., Kong S. G., Peterson G. D., ECG signal classification using block-based neural networks 1 Proceedings of the International Joint Conference on Neural Networks (IJCNN 05) July 2005 Montreal, Canada 326 331
93. Jiang W., Kong S. G., Peterson G. D., Continuous heartbeat monitoring using evolvable block-based neural networks Proceedings of IEEE International Joint Conference on Neural Networks (IJCNN 06) July 2006 Vancouver, Canada 1950 1957
94. Jiang W., Kong S. G., Block-based neural networks for personalized ECG signal classification IEEE Transactions on Neural Networks 2007 18 6 1750 1761 (Pubitemid 350148425)
95. Kong S. G., Time series prediction with evolvable block-based neural networks 2 Proceedings of IEEE International Joint Conference on Neural Networks (IJCNN 04) July 2004 Budapest, Hungary 1579 1583
96. Merchant S., Peterson G. D., Park S. K., Kong S. G., FPGA implementation of evolvable block-based neural networks Proceedings of IEEE Congress on Evolutionary Computation (CEC 06) July 2006 Vancouver, Canada 3129 3136
97. Xilinx, Virtex-II Pro and Virtex-II Pro X Platform FPGAs: Complete Data Sheet. Product Specification, DS083 (v4.6), March 2007
98. Xilinx, Xilinx University Program Virtex-II Pro Development System Hardware Reference Manual. Hardware Reference Manual, UG069 (v1.0), March 2005
99. Amirix, AMIRIX Systems Inc. PCI Platform FPGA Development Board Users Guide. User Guide, DOC-003266 Version 06, June 2004
100. Fisher R., The use of multiple measurements in taxonomic problems Annals of Eugenics 1936 7 179 188