NeuroFPGA - Implementing artificial neural networks on programmable logic devices

Proceedings - Design, Automation and Test in Europe Conference and Exhibition

Volumn , Issue , 2004, Pages 218-223

  Ferrer, Daniel ^a   González, Ramiro ^a   Fleitas, Roberto ^a   Acle, Julio Pérez ^a   Canetti, Rafael ^a  

^a UNIVERSIDAD DE LA REPÚBLICA   (Uruguay)

Author keywords

[No Author keywords available]

Indexed keywords

ACTIVATION FUNCTIONS; MULTILAYER PERCEPTRON; NONLINEAR FUNCTIONS;

MATHEMATICAL MODELS; MULTILAYERS; NEURAL NETWORKS; NONLINEAR SYSTEMS; PARAMETER ESTIMATION; PROBLEM SOLVING; PROGRAMMABLE LOGIC CONTROLLERS; VLSI CIRCUITS;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 3042565189     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2004.1269233     Document Type: Conference Paper

References (11)

1. Haykin, Simon, Neural networks: a comprehensive foundation. Second edition, Prentice-Hall 1991, ISBN 0-13-273350-1.
2. James A. Freeman/David M. Skapura, Neural Networks - Algorithms, Applications, and Programming Techniques. Addison-Wesley, 1992, ISBN 0-201-51376-5.
3. Marco A. Arroyo León, Arnoldo Ruiz Castro, Raúl R. Leal Ascencio, An Artificial Neural Network on a Field Programmable Gate Array as a virtual sensor, Proceedings of the International Symposium on Robotics and Automation - ISRA'98, Saltillo, Coahuila, Mexico, 1998.
4. Cuauhtemoc Aguilera Galicia, Raúl R. Leal Ascencio, A CPLD Implementation of an Artificial Neural Network for Instrumentation Applications, Second International Workshop on design of Mixed-Mode Integrated and Applications, Guanajuato, Mexico, 1998.
5. Charles E. Cox and W. Ekkehard Blanz. GANGLION - A Fast Field Programmable Gate Array Implementation of a Connectionist Classifier, IEEE Journal of Solid-State Circuits, 27(3):288-299, March 1992.
6. Lutz Prechelt, Probenl - A Set of Neural Network Benchmark Problems and Benchmarking Rules. Fakultät für Informatik, Universität Karlsruhe, Germany, 1994 Technical Report.
7. D. Hammerstrom, A VLSI Architecture for High-Performance, Low-Cost, On-chip Learning. Proceedings of the International Joint Conference on Neural Networks. 1990
8. B. Girau, A. Tisserand, On-line Arithmetic based Reprogrammable Hardware Implementation of Multilayer Perceptron Back-Propagation. IEEE Computer Society, 5th International Conference on Microelectronics for Neural Networks and Fuzzy Systems (MicroNeuro96). 1996
9. Juan Pablo Oliver, Algoritmos en lógica programable, Ongoing Master Thesis, http://iie.fing.edu.uy/~jpo
10. William Bishop, The ARC-PCI board page, http://www.pads.uwaterloo.ca/ ~wdbishop/arc-pci/
11. Gabriele Facciolo/Diego Rother, Reconocimiento de Voz. Final project for course "Sistemas Neuro-Fuzzy", 2002. http://iie.fing.edu.uy/ense/ asign/neurofuzzy/