Page placement in hybrid memory systems

Proceedings of the International Conference on Supercomputing

Volumn , Issue , 2011, Pages 85-95

  Ramos, Luiz E ^a   Gorbatov, Eugene ^b   Bianchini, Ricardo ^a  

^a RUTGERS UNIVERSITY   (United States)

^b INTEL CORPORATION   (United States)

Author keywords

hybrid memory; memory controller; phase change memory

Indexed keywords

ACCESS PATTERNS; ENERGY-DELAY; HYBRID DESIGN; HYBRID MEMORIES; MAIN MEMORY; MEMORY ADDRESS; MEMORY CONTROLLER; MEMORY SYSTEMS; NANOSECOND RANGE; PAGE PLACEMENTS; PHASE CHANGES; PHASE-CHANGE MEMORY TECHNOLOGIES;

HYBRID SYSTEMS; INTELLIGENT CONTROL; PHASE CHANGE MEMORY;

DYNAMIC RANDOM ACCESS STORAGE;

EID: 79959583242     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1995896.1995911     Document Type: Conference Paper

References (39)

1. Emerging Research Devices. International Technology Roadmap for Semiconductors (ITRS), 2007.
2. L. Barroso and U. Holzle. The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines. Morgan and Claypool Publishers, 2009.
3. F. Bellosa. When Physical Is Not Real Enough. In ACM SIGOPS European Workshop, 2004.
4. A. Bhattacharjee and M. Martonosi. Thread Criticality Predictors for Dynamic Performance, Power, and Resource Management in Chip Multiprocessors. In ISCA, 2009.
5. N. Binkert et al. The M5 Simulator: Modeling Networked Systems. IEEE Micro, 26(4), 2006.
6. G. W. Burr et al. Phase change memory technology. 2010. Journal of Vacuum Science & Technology B.
7. A. Caulfield et al. Understanding the Impact of Emerging Non-Volatile Memories on High-Performance, IO-Intensive Computing. In SC, 2010.
8. S. Cho and H. Lee. Flip-N-Write: A Simple Deterministic Technique to Improve PRAM Write Performance, Energy and Endurance. In MICRO, 2009.
9. J. Condit et al. Better I/O Through Byte-Addressable, Persistent Memory. In SOSP, 2009.
10. B. Diniz et al. Limiting the Power Consumption of Main Memory. In ISCA, 2007.
11. X. Dong et al. Leveraging 3D PCRAM Technologies to Reduce Checkpoint Overhead for Future Exascale Systems. In SC, 2009.
12. X. Dong, N. Jouppi, and Y. Xie. PCRAMsim: System-Level Performance, Energy, and Area Modeling for Phase-Change RAM. In ICCAD, 2009.
13. X. Dong, Y. Xie, N. Muralimanohar, and N. P. Jouppi. Simple but Effective Heterogeneous Main Memory with On-Chip Memory Controller Support. In SC, 2010.
14. X. Guo, E. Ipek, and T. Soyata. Resistive Computation: Avoiding the Power Wall with Low-Leakage, STT-MRAM Based Computing. In ISCA, 2010.
15. H. Huang et al. Improving Energy Efficiency by Making DRAM Less Randomly Accessed. In ISLPED, 2005.
16. H. Huang, P. Pillai, and K. G. Shin. Design and implementation of power-aware virtual memory. In USENIX, 2003.
17. E. Ipek et al. Self-Optimizing Memory Controllers: A Reinforcement Learning Approach. In ISCA, 2008.
18. E. Ipek et al. Dynamically Replicated Memory: Building Reliable Systems From Nanoscale Resistive Memories. In ASPLOS, 2010.
19. A. Lebeck et al. Power Aware Page Allocation. In ASPLOS, 2000.
20. B. Lee et al. Architecting Phase Change Memory as a Scalable DRAM Architecture. In ISCA, 2009.
21. C. Lefurgy et al. Energy Management for Commercial Servers. IEEE Computer, 36(12), December 2003.
22. Micron. 1Gb: x4, x8, x16 DDR3 SDRAM Features. http://download.micron.com/ pdf/datasheets/dram/ddr3/1Gb-DDR3-SDRAM.pdf, 2006.
23. J. C. Mogul et al. Operating System Support for NVM+DRAM Hybrid Main Memory. In HotOS, 2009.
24. T. Nirschl et al. Write Strategies for 2 and 4-bit Multi-Level Phase-Change Memory. In IEDM, 2007.
25. V. Pandey et al. DMA-Aware Memory Energy Management. In HPCA, 2006.
26. E. Perelman et al. Using Simpoint for Accurate and Efficient Simulation. In SIGMETRICS, 2003.
27. M. K. Qureshi et al. Enhancing Lifetime and Security of PCM-Based Main Memory with Start-Gap Wear Leveling. In MICRO, 2009.
28. M. K. Qureshi, V. Srinivasan, and J. A. Rivers. Scalable High Performance Main Memory System Using Phase-Change Memory Technology. In ISCA, 2009.
29. L. Ramos, E. Gorbatov, and R. Bianchini. Page Placement in Hybrid Memory Systems. Technical Report DCS-TR-675, Dept. of Comp. Science, Rutgers Univ., Sept. 2010, Revised Mar. 2011.
30. S. Rixner et al. Memory Access Scheduling. In ISCA, 2000.
31. K. Sudan et al. Micro-Pages: Increasing DRAM Efficiency with Locality-Aware Data Placement. In ASPLOS, 2010.
32. D. Wang et al. DRAMsim: A Memory System Simulator. SIGARCH Computer Architecture News, 33(4), 2005.
33. M. Wu and W. Zwaenepoel. eNVy: a Non-Volatile, Main Memory Storage System. In ASPLOS, 1994.
34. Xilinx. Spartan-6 FPGA Memory Controller User Guide. 2010. http://www.xilinx.com/support/documentation/user-guides/ug388.pdf.
35. B.-D. Yang et al. A Low Power Phase-Change Random Access Memory using a Data-Comparison Write Scheme. In ISCAS, 2007.
36. L. Zhang et al. The Impulse Memory Controller. IEEE Transactions on Computers, Special Issue on Advances in High-Performance Memory Systems, November 2001.
37. W. Zhang and T. Li. Exploring Phase Change Memory and 3D Die-Stacking for Power/Thermal Friendly, Fast and Durable Memory Architectures. In PACT, 2009.
38. P. Zhou et al. A Durable and Energy Efficient Main Memory Using Phase Change Memory Technology. In ISCA, 2009.
39. Y. Zhou, P. Chen, and K. Li. The Multi-Queue Replacement Algorithm for Second-Level Buffer Caches. In USENIX, 2001.