Improving energy efficiency by making DRAM less randomly accessed

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn , Issue , 2005, Pages 393-398

  Huang, Hai ^a   Shin, Kang G ^a   Lefurgy, Charles ^b   Keller, Tom ^b  

^a UNIVERSITY OF MICHIGAN   (United States)

^b IBM AUSTIN RESEARCH LABORATORY   (United States)

Author keywords

DDR; Low power; Memory system

Indexed keywords

ENERGY EFFICIENCY; ENERGY MANAGEMENT; POWER ELECTRONICS;

DDR; LOW POWER; MEMORY SYSTEM;

DYNAMIC RANDOM ACCESS STORAGE;

EID: 28444477433     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1077603.1077696     Document Type: Conference Paper

References (12)

1. P. Bohrer et al., "Mambo - A Full System Simulator for the PowerPC Architecture",ACM SIGMETRICS Performance Evaluation Review, 31(4), 8-12, 2004.
2. V. Delaluz et al., "Hardware and Software Techniques for Controlling DRAM Power Modes",IEEE Transactions on Computers, 50(11),1154-1173, 2001.
3. V. Delaluz et al., "Scheduler-based DRAM Energy Power Management",Design Automation Conference 39, 697-702, 2002.
4. X. Fan and C. S. Ellis and A. R. Lebeck, "MemoryController Policies for DRAM Power Management", International Symposium on Low Power Electronics and Design (ISLPED), 129-134, 2001.
5. H. Huang and P. Pillai and K. G. Shin, "Designand Implementation of Power-Aware Virtual Memory", USENIX Annual Technical Conference, 57-70, 2003.
6. H. Huang et al., "Cooperatve Software-Hardware Power Management for Main Memory", Workshop on Power-Aware Computer Systems, 2004.
7. A. R. Lebeck et al., "Power Aware Page Allocation", Architectural Support for Programming Languages and Operating Systems (ASPLOS), 105-116, 2000.
8. C. Lefurgy and K. Rajamani and F. Rawson and W. Felter and M. Kistler and Tom Keller, "Energy Management for Commercial Servers",IEEE Computer, 39-48, 2003.
9. Mesquite Software, "http://www.mesquite.com".
10. Micron, "http://www.micron.com".
11. Micron, "http://download.micron.com/pdf/technotes/TN4603.pdf".
12. Karthikeyan Sankaralingam et al., "Exploiting ILP, TLP, and DLP with the Polymorphous TRIPS Architecture", ISCA, 422-433, 2003.