UFO: Unified convex optimization algorithms for fixed-outline floorplanning considering pre-placed modules

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 30, Issue 7, 2011, Pages 1034-1044

  Lin, Jai Ming ^a   Hung, Zhi Xiong ^a  

^a NATIONAL CHENG KUNG UNIVERSITY   (Taiwan)

Author keywords

Fixed outline; floorplanning; pre placed modules

Indexed keywords

BOUNDARY CONSTRAINTS; CONSTRAINT GRAPH; CONVEX FUNCTIONS; CONVEX OPTIMIZATION ALGORITHMS; FIXED-OUTLINE; FLOOR-PLANNING; GEOMETRIC RELATIONS; GLOBAL DISTRIBUTION; OPTIMIZATION METHOD; PRE-PLACED MODULES; REAL PROBLEMS; SECOND-ORDER CONE PROGRAMMING; WIRE LENGTH;

AUTHENTICATION; CONTRACTS; OPTIMIZATION;

CONVEX OPTIMIZATION;

EID: 79959207947     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2011.2114531     Document Type: Article

References (40)

1. S. N. Adya and I. L. Markov. "Fixed-outline floorplanning: Enabling hierarchical design," IEEE Trans. Very Large Scale Integr., vol. 11, no. 6, pp. 1120-1135, Dec. 2003.
2. S. N. Adya, S. Chaturvedi, J. A. Roy, D. A. Papa, and I. L. Markov, "Unification of partitioning, placement and floorplanning," in Proc. ICCAD, 2004, pp. 550-557. (Pubitemid 40449287)
3. S. Boyd and L. Vandenberghe, Convex Optimization. Cambridge, U.K.: Cambridge Univ. Press, 2004.
4. *-trees: A new representation for non-slicing floorplans," in Proc. DAC, 2000, pp. 458-463.
5. T.-C. Chen, Y.-W. Chang, and S.-C. Lin, "A new multilevel framework for large-scale interconnect-driven floorplanning," IEEE Trans. Comput.-Aided Des., vol. 27, no. 2, pp. 286-294, Feb. 2008. (Pubitemid 351169643)
6. *-tree and fast simulated annealing," IEEE Trans. Comput.-Aided Des., vol. 25, no. 4, pp. 637-650, Apr. 2006.
7. S. Chen and T. Yoshimura, "Fixed-outline floorplanning: Blockposition enumeration and a new method for calculating area costs," IEEE Trans. Comput.-Aided Des., vol. 27, no. 5, pp. 858-871, May 2008. (Pubitemid 351596168)
8. S. Dhamdhere, N. Zhou, and T.-C. Wang, "Module placement with pre-placed modules using the corner block list representation," in Proc. ISCAS, 2002, pp. 349-352.
9. E. K. P. Chong and S. H. Zak, An Introduction to Optimization, 2nd ed. New York: Wiley, 2001.
10. J. Cong, M. Romesis, and J. Shinnerl, "Fast floorplanning by look ahead enabled recursive bipartitioning," IEEE Trans. Comput.-Aided Des., vol. 25, no. 9, pp. 1719-1732, Sep. 2006. (Pubitemid 44304101)
11. J. Cong, G. Nataneli, M. Romesis, and J. Shinnerl, "An area-optimality study of floorplanning," in Proc. ISPD, 2004, pp. 78-83.
12. Y. Feng, D. P. Mehta, and H. Yang, "Constrained modern floorplan-ning," in Proc. ISPD, 2003, pp. 128-135.
13. P.-N. Guo, T. Takahashi, C.-K. Cheng, and T. Yoshimura, "Floorplan-ning using a tree representation," IEEE Trans. Comput.-Aided Des., vol. 20, no. 2, pp. 281-289, Feb. 2001.
14. O. He, S. Dong, J. Bian, S. Goto, and C.-K. Chen, "A novel fixed-outlined floorplanner with zero dead space for hierarchical design," in Proc. ICCAD, 2008, pp. 16-23.
15. X. Hong, G. Huang, Y. Cai, J. Gu, S. Dong, C.-K. Cheng, and J. Gu, "Corner block list: An effective and efficient topological representation of non-slicing floorplan," in Proc. ICCAD, 2000, pp. 8-12. (Pubitemid 32188488)
16. *-tree representation," in Proc. ISCAS, 2001, pp. 347-350. (Pubitemid 32456423)
17. L. Jin, D. Kim, L. Mu, D.-S. Kim, and S.-M. Hu, "A sweepline algorithm for Euclidean Voronoi diagram of circules," IEEE Trans. Comput.-Aided Des., vol. 38, no. 3, pp. 260-272, Mar. 2006. (Pubitemid 43144807)
18. A. B. Kahng, "Classical floorplanning harmful?" in Proc. ISPD, 2000, pp. 207-213.
19. S. Kirkpatrick, C. D. Gelatt, and M. P. Vecchi, "Optimization by simulated annealing," Science, vol. 220, no. 4598, pp. 671-680, 1983.
20. C. Lin, D. Chen, and Y. Wang, "Robust fixed-outline floorplanning through evolutionary search," in Proc. ASP-DAC, 2004, pp. 42-44.
21. J.-M. Lin and Y.-W. Chang, "TCG: A transitive closure graph based representation for general floorplans," IEEE Trans. Very Large Scale Integr., vol. 13, no. 4, pp. 288-292, Apr. 2005. (Pubitemid 40245516)
22. M. S. Lobo, L. Vandenberghe, S. Boyd, and H. Lebret, "Applications of second order cone programming," Linear Algebra Its Applicat., vol. 284, pp. 193-228, Nov. 1998.
23. C. Luo, M. F. Anjos, and A. Vannelli, "Large-scale fixed-outline floorplanning design using convex optimization techniques," in Proc. ASP-DAC, 2008, pp. 198-203.
24. T.-S. Moh, T.-S. Chang, and S. L. Hakimi, "Globally optimal floor-planning for a layout problem," IEEE Trans. Circuits Syst., vol. 43, no. 9, pp. 713-720, Sep. 1996. (Pubitemid 126777515)
25. H. Murata, K. Fujiyoshi, S. Nakatake, and Y. Kajitani, "Rectangle-packing based module placement," in Proc. ICCAD, 1995, pp. 472-479.
26. H. Murata, K. Fujiyoshi, and M. Kaneko, "VLSI/PCB placement with obstacles based on sequence-pair," in Proc. ISPD, 1997, pp. 26-31.
27. H. Murata and E. S. Kuh, "Sequence-pair based placement method for hard/soft/pre-placed modules," in Proc. ISPD, 1998, pp. 167-172.
28. S. Nakatake, K. Fujiyoshi, H. Murata, and Y. Kajitani, "Module placement on BSG-structure and IC layout applications," in Proc. ICCAD, 1996, pp. 484-491.
29. S. Nakatake, M. Furuya, and Y. Kajitani, "Module placement on BSG-structure with pre-placed modules and rectilinear modules," in Proc. ASP-DAC, 1998, pp. 571-576.
30. R. H. J. M. Otten, "Automatic floorplan design," in Proc. DAC, Jun. 1982, pp. 261-267.
31. H. Onodera, Y. Taniguchi, and K. Tamaru, "Branch-and-bound placement for building block layout," in Proc. DAC, 1991, pp. 433-439.
32. N. R. Quinn, Jr., "The placement problem as viewed from the physics of classical mechanics," in Proc. DAC, 1975, pp. 173-178.
33. N. R. Quinn, Jr., and M. A. Breuer, "A forced directed component placement procedure for printed circuit boards," IEEE Trans. Circuits Syst., vol. CAS-26, no. 3, pp. 377-388, Jun. 1979.
34. L. Sha and R. W. Dutoon, "An analytical algorithm for placement of arbitrary sized rectangular blocks," in Proc. DAC, 1985, pp. 602-608. (Pubitemid 16541202)
35. D. F. Wong and C.-L. Liu, "A new algorithm for floorplan design," in Proc. DAC, Jun. 1986, pp. 101-107.
36. J. Z. Yan and C. Chu, "DeFer: Deferred decision making enabled fixed-outline floorplanning algorithm," IEEE Trans. Comput.-Aided Des., vol. 29, no. 3, pp. 367-381, Mar. 2010.
37. F. Y. Yong and D. F. Wong, "Slicing floorplans with pre-placed modules," in Proc. ICCAD, 1998, pp. 252-258.
38. H. Youssef, S. M. Sait, and K. J. Al-Farra, "Timing influenced force directed floorplanning," in Proc. Eur. Des. Automat. Conf., 1995, pp. 156-161.
39. H. Zhou and J. Wang, "ACG: Adjacent constraint graph for general floorplans," in Proc. ICCD, 2004, pp. 572-575. (Pubitemid 40557165)
40. Y. Zhan, Y. Feng, and S. Sapatnekar, "A fixed-die floorplanning algorithm using an analytical approach," in Proc. ASP-DAC, 2006, pp. 771-776. (Pubitemid 44376024)