Fixed-outline floorplanning: Block-position enumeration and a new method for calculating area costs

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 27, Issue 5, 2008, Pages 858-871

  Chen, Song ^a,b   Yoshimura, Takeshi ^a,b  

^a IEEE

^b WASEDA UNIVERSITY   (Japan)

Author keywords

Fixed outline; Floorplanning; Sequence pair (SP)

Indexed keywords

ASPECT RATIO; INTEGRATED CIRCUIT LAYOUT; PERTURBATION TECHNIQUES; PROBLEM SOLVING;

FIXED OUTLINES; FLOORPLANNING; SEQUENCE PAIR (SP);

ALGORITHMS;

EID: 42649135131     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2008.917968     Document Type: Article

References (17)

1. S. N. Adya and I. L. Markov, "Fixed-outline floorplanning: Enabling hierarchical design," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 11, no. 6, pp. 1120-1135, Dec. 2003.
2. A. B. Kahng, "Classical floorplanning harmful," in Proc. ACM ISPD, 2000, pp. 207-213.
3. S. N. Adya and I. L. Markov, "Fixed-outline floorplanning through better local search," in Proc. ICCD, 2001, pp. 328-334.
4. H. Murata, K. Fujiyoshi, S. Nakatake, and Y. Kajitani, "VLSI module placement based on rectangle-packing by sequence-pair," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 15, no. 12, pp. 15.18-1524, Dec. 1996.
5. S. N. Adya, S. Chaturvedi, J. A. Roy, D. A. Papa, and I. L. Markov, "Unification of partitioning, floorplanning and placement," in Proc. ICCAD, 2004, pp. 550-557.
6. S. N. Adya, S. Chaturvedi, J. A. Roy, D. A. Papa, and I. L. Markov, "Mincut floorplacement," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 25, no. 7, pp. 1313-1326, Jul. 2006.
7. R. Liu, S. Dong, X. Hong, and Y. Kajitani, "Fixed-outline floorplanning with, constraints through instance augmentation," in Proc. IEEE ISCAS, 2005, pp. 1883-1886.
8. C. T. Lin, D. S. Chen, and Y. W. Wang, "Robust fixed-outline floorplanning through, evolutionary search," in Proc. IEEE/ACM ASP-DAC, 2004, pp. 42-44.
9. T. C. Chen and Y. W. Chang, "Modern floorplanning based on fast simulated annealing," in Proc. ACMISPD, 2005, pp. 104-112.
10. T. C. Chen and Y. W. Chang, "Modern floorplanning based on b*-tree and fast simulated annealing," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 25, no. 4, pp. 637-650, Apr. 2006.
11. S. N. Adya, H. H. Chan, and I. L. Markov, Parquet 4.5: Fixed-Outline fioorplanner. [Online], Available: http://vlsicad.eecs.umich.edu/BK/parquet/
12. X. Tang, R. Tian, and D. F. Wong, "Fast evaluation of sequence pair in block placement by longest common subsequence computation," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 20, no. 12, pp. 1406-1413, Dec. 2001.
13. P. N. Guo, T. Takahashi, C. K. Cheng, and T. Yoshimura, "Floorplanning using a tree representation," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 20, no. 2, pp. 281-289, Feb. 2001.
14. A. E. Caldwell, A. B. Kahng, S. Mantik, I. L. Markov, and A. Zelikovsky, "On wirelength estimations for row-based placement," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 18, no. 9, pp. 1265-1278, Sep. 1999.
15. H. H. Chan, S. N. Adya, and I. L. Markov, "Are floorplan representations important in digital design," in Proc. ACMISPD, 2005, pp. 129-136.
16. T. C. Chen and Y. W. Chang, B*-tree based floorplanner. [Online], Available: http://eda.ee.ntu.edu.tw/research.htm
17. T. C. Chen and Y. W. Chang, "IMF: Interconnect-driven multilevel floor-planning for large-scale building-module designs," in Proc. ICCAD, 2005, pp. 159-164.