Constrained "modern" floorplanning

Proceedings of the International Symposium on Physical Design

Volumn , Issue , 2003, Pages 128-135

  Feng, Yan ^a   Mehta, Dinesh P ^a   Yang, Hannah ^b  

^a Department of Geology and Geological Engineering   (United States)

^b INTEL CORPORATION   (United States)

Author keywords

Floorplanning; Network flow; Rectilinear Polygons

Indexed keywords

ALGORITHMS; BENCHMARKING; CONSTRAINT THEORY;

FLOORPLANNING;

INTEGRATED CIRCUITS;

EID: 0037702517     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/640029.640030     Document Type: Conference Paper

References (17)

1. Andrew B. Kahng, "Classical Floorplanning Harmful?," in Proc. of International Symposium on Physical Design, pp. 207-213, 2000.
2. R. Otten, "Automatic Floorplan Design," in Proceedings of the 19th ACM/IEEE Design Automation Conference, pp. 261-267, 1982.
3. D. F. Wong and C. L. Liu, "Floorplan Design of VLSI Circuits," Algorithmica, vol. 4, pp. 263-291, 1989.
4. H. Murata, F. Fujiyoshi, S. Nakatake, Y. Kajitani, "VLSI Module Placement based on Rectangle Packing by the Sequence-Pair," IEEE Transactions on Computer-Aided Design, vol. 15, pp. 1518-1524, Dec. 1996.
5. S. Nakatake, F. Fujiyoshi, H. Murata, Y. Kajitani, "Module Packing Based on the BSG-Structure and IC Layout Applications," IEEE Transactions on Computer-Aided Design, vol. 17, pp. 519-530, June 1998.
6. Y. Pang, C.-K. Cheng and T. Yoshimura, "An Enhanced Perturbing Algorithm for Floorplan Design Using the O-tree Representation," in ISPD 2000. pp. 168-173.
7. Y.-C. Chang, Y.-W. Chang, G.-M. Wu, and S.-W. Wu, "B*-Trees: A New Representation for Non-Slicing Floorplans," in DAC 2000, pp. 103-110.
8. K. Sakamushi and Y. Kajitani, "The Quarter-Sequence (Q-Seq) to represent the floorplan and applications to layout optimisation," in Proc of IEEE Asia Pacific Conf on Circuits and Systems 2000, pp. 829-832.
9. X. Hong et al, "Corner Block List: An Effective and Efficient Topological Representation of Non-Slicing Floorplan," in ICCAD 2000, pp. 8-13.
10. D. Mehta and N. Sherwani, "On the use of Flexible, Rectilinear Blocks to obtain Minimum-area Floorplans in Mixed Block and Cell Designs," ACM Transactions on Design Automation of Electronic Systems, vol. 5, pp. 82-97, Jan. 2000.
11. S. Liao, M. Lopez, and D. Mehta, "Constrained Polygon Transformations for Incremental Floorplanning," ACM Transactions on Design Automation of Electronic Systems, vol. 6, July 2001.
12. S.N. Adya, I.L. Markov, "Fixed-outline Floorplanning Through Better Local Search," in Proc. of ACM/IEEE International Conference Computer Design, pp. 328-334, 2001.
13. S.N. Adya, I.L. Markov, "Consistent Placement of Macro-blocks Using Flooplanning and Standard-Cell Placement," in ISPD 2002.
14. X. Tang and D.F. Wong, "Floorplanning with Alignment and Performance Constraints," in Proceedings of the 39th ACM/IEEE Design Automation Conference, 2002.
15. M. R. Garey, D. S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness. New York: W.H. Freeman and Co., 1979.
16. T.H. Cormen, C.E. Leiserson, R.L. Rivest and C. Stein, Introduction to Algorithms, Second Edition. New York: McGraw-Hill, 2001.
17. K. Mehlhorn, S. Naher, LEDA: A platform for combinatorial and geometric computing. New York: Cambridge University Press, 1999.