Robust fixed-outline floorplanning through evolutionary search

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2004, Pages 42-44

  Lin, Chang Tzu ^a   Chen, De Sheng ^a   Wang, Yi Wen ^a  

^a FENG CHIA UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; ASPECT RATIO; COMPUTATIONAL COMPLEXITY; GENETIC ALGORITHMS; OPTIMIZATION; PROBABILITY; PROBLEM SOLVING;

FLOORPLANNING; MUTATION; POLISH EXPRESSION;

VLSI CIRCUITS;

EID: 2442427516     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (11)

1. Saurabh N. Adya and Igor L. Markov, "Fixed-outline Floorplanning Through Better Local Search," Proceedings of the ICCD, pp. 328-334, 2001.
2. Chang-Tzu Lin, De-Sheng Chen, Yiwen.Wang, "An Efficient Genetic Algorithm for Slicing Floorplan Area Optimization," Proceedings of the ISCAS, pp. 879-882, 2002.
3. D. F. Wong, and C. L. Liu, "A New Algorithm for Floorplan Design," Proceedings of the DAC, pp.101-107, 1986.
4. A.B. Kahng, "Classical Floorplanning Harmful?" Proceedings of the ISPD, 2000.
5. A.E. Caldwell, A.B. Kahng and I. Markov, "Can Recursive Bisection Alone Produce Routable Placement?" Proceedings of the DAC, 2000.
6. H. Murata, K. Fujiyoushi, S. Nakatake, and Y. Kajitani, "Rectangle-Packing-Based Module Placement," Proceedings of the ICCAD, pp. 472-479, 1995.
7. Yun-Chih Chang, Yao-Wen Chang, Guang-Ming Wu, and Shu-Wei Wu ," B*-Trees: A New Representation for Non-Slicing Floorplans," Proceedings of the DAC, 2000.
8. Xianlong Hong, et al., "Corner Block List: An Effective And Efficient Topological Representation of Non-Slicing Floorplan," Proc. ICCAD, pp. 8-12, 2000.
9. P. N. Guo, T. Takahashi, C. K. Cheng, and T. Yoshimura, "Floorplanning Using a Tree Representation" IEEE Transactions on Computer-Aided Design, pp. 281-289, 2001.
10. S. Nakatake, K. Fujiyoushi, H. Murata, and Y. Kajitani, "Module Placement on BSG-structure and IC Layout Applications," Proceedings of the ICCAD, pp. 484-491, 1996.
11. Young, F.Y., and Wong, D.F., "How Good Are Slicing Floorplans," Integration VLSI Journal, pp. 61-73, 1997.