A 0.5-V 0.42.24-GHz inductorless phase-locked loop in a system-on-chip

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 58, Issue 5, 2011, Pages 849-859

  Cheng, Kuo Hsing ^a   Tsai, Yu Chang ^a   Lo, Yu Lung ^b   Huang, Jing Shiuan ^c  

^a NATIONAL CENTRAL UNIVERSITY   (Taiwan)

^b NATIONAL KAOHSIUNG NORMAL UNIVERSITY   (Taiwan)

^c REALTEK SEMICONDUCTOR CORP   (Taiwan)

Author keywords

Charge pump (CP); low voltage segmented current mirror (LV SCM); multi phase VCO; phase locked loop (PLL); system on chips (SoCs)

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; CHARGE PUMP CIRCUITS; CIRCUIT OSCILLATIONS; LEAKAGE CURRENTS; MIRRORS; OSCILLISTORS; PHASE NOISE; SEMICONDUCTOR DEVICE MANUFACTURE; SYSTEM-ON-CHIP; VARIABLE FREQUENCY OSCILLATORS;

CHARGE PUMP; CURRENT MIRRORS; HIGH-SPEED OPERATION; LOW-LEAKAGE CURRENT; LOW-VOLTAGE APPLICATIONS; PHASE LOCKED LOOP (PLL); TOTAL POWER DISSIPATION; WIDE TUNING RANGE;

PHASE LOCKED LOOPS;

EID: 79955522063     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2010.2089559     Document Type: Article

References (36)

1. International Technology Roadmap for Semiconductors 2006 [Online]. Available: http://public.itrs.net/
2. International Technology Roadmap for Semiconductors 2006 Online]. Available: http://public.itrs.net/
3. P. Raha, A 0.6-1.2 V low-power configurable PLL architecture for 6 GHz-300 MHz applications in a 90 nmCMOS process, in Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2004, 232-235.
4. K.-H. Choi, J.-B. Shin, J.-Y. Sim, H.-J. Park, An interpolating digitally controlled oscillator for a wide-range all-digital PLL, IEEE Trans. Circuits Syst. I, Reg. Papers. 56, 9, 2055-2063, Sep. 2009.
5. ∞ compensation, IEEE Trans. Circuits Syst. I, Reg. Papers. 56, 5, 865-876, May 2009.
6. P.-Y. Deng and J.-F. Kiang, A 5-GHz CMOS frequency synthesizer with an injection-locked frequency divider and differential switched capacitors, IEEE Trans. Circuits Syst. I, Reg. Papers. 56, 2, 320-326, Feb. 2009.
7. S. A. Yu and P. Kinget, A 0.65 V 2.5 GHz fractional-N frequency synthesizer in 90 nm CMOS, in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2007, 304-306.
8. ∞ CMOS, in Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2007, 164-165. (Pubitemid 351306607)
9. C.-T. Lu, H.-H. Hsieh, L.-H. Lu, A low-power quadrature VCO and its application to a 0.6-V 2.4-GHz PLL, IEEE Trans. Circuits Syst. I, Reg. Papers. 57, 4, 793-802, Apr. 2010.
10. A. Matsumoto, S. Sakiyama, Y. Tokunaga, T. Morie, S. Dosho, A design method and developments of a low-power and high-resolution multiphase generation system, IEEE J. Solid-State Circuits. 43, 831-843, Apr. 2008.
11. T. Toifl et al., A 0.94-ps-RMS-jitter 0.016-mm 2.5-GHz multiphase generator PLL with 360 digitally programmable phase shifter for 10-Gb/s Serial links, IEEE J. Solid-State Circuit. 40, 12, 2700-2712, Dec. 2005.
12. TH transistors by analog T-switch (AT-switch) and super cut-off CMOS, in Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2005, 122-125. (Pubitemid 43898003)
13. J.-B. Park, S.-M. Yoo, S.-W. Kim, Y.-J. Cho, S.-H. Lee, A 10-b 150-MSample/s 1.8-V 123-mW CMOS A/D converter with 400-MHz input bandwidth, IEEE J. Solid-State Circuits. 39, 1335-1337, Aug. 2004.
14. S. Chatterjee, Y. Tsividis, P. R. Kinget, 0.5-V analog circuit techniques and their application in OTA and filter design, IEEE J. Solid- State Circuits. 40, 2373-2387, Dec. 2005. (Pubitemid 41789134)
15. Y.-L. Lo, W.-B. Yang, T.-S. Chao, K.-H. Cheng, Designing an ultralow- voltage phase-locked loop using a bulk-driven technique, IEEE Trans. Circuits Syst. II, Exp. Briefs. 56, 5, 339-343, May 2009.
16. M. G. Johnson and E. L. Hudson, A variable delay line PLL for CPUcoprocessor synchronization, IEEE J. Solid-State Circuits. 23, 1218-1223, May 1988.
17. V. von Kaenel, D. Aebischer, C. Piguet, E. Dijkstra, A 320 MHz, 1.5 mW @ 1.35 V CMOS PLL for microprocessor clock generation, IEEE J. Solid-State Circuits. 31, 1715-1722, Nov. 1996. (Pubitemid 126580888)
18. A. Waizman, A delay line loop for frequency synthesis of de-skewed clock, in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 1994, 298-299.
19. K. W. Ouyang and M. Marmet, Fast switching charge pump, U.S. Patent 4 792 705, Mar. 14, 1986.
20. Y. Tsividis, Operation and Modeling of the MOS Transistor, 2nd ed. New York: McGraw-Hill, 1999, 189-191.
21. J. G. Maneatis, Low-jitter process-independent DLL and PLL based on self-biased techniques, IEEE J. Solid-State Circuits. 35, 1723-1732, Nov. 1996. (Pubitemid 126580889)
22. J. Lee and B. Kim, A low-noise fast-lock phase-locked loop with adaptive bandwidth control, IEEE J. Solid-State Circuits. 35, 1137-1145, Aug. 2000.
23. J. J. Kim, S.-B. Lee, T.-S. Jung, C.-H. Kim, S.-I. Cho, B. Kim, A low-jitter mixed-mode DLL for high-speed DRAM applications, IEEE J. Solid-State Circuits. 35, 1430-1436, Oct. 2000.
24. M. J. Deen, M. H. Kazemeini, S. Naseh, Performance characteristics of an ultra-low power VCO, in Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS), May 2003, 697-700.
25. C.-Y. Wu and Y.-Y. Liow, New current-mode wave-pipelined architectures for high-speed analog-to-digital converters, IEEE Trans. Circuits Syst. I, Reg. Papers. 51, 1, 25-37, Jan. 2004.
26. P. E. Allen and D. R. Holberg,CMOS Analog Circuit Design, 2nd ed. New York: , 2000.
27. "HSPICE User Guide: Simulation and Analysis, ver. C-2009.03, 2009.
28. J. N. Soares, Jr and W. A. M. V. Noije, A 1.6-GHz dual modulus prescaler using the extended true-single-phase-clock CMOS circuit technique(TSPC), IEEE J. Solid-State Circuits. 34, 97-102, Jan. 1999.
29. J. Yuan and C. Svensson, High-speed CMOS circuit technique, IEEE J. Solid-State Circuits. 24, 62-70, Feb. 1989.
30. B. Razavi, Design of Analog CMOS Integrated Circuits. New York: McGraw-Hill, 2001.
31. K. Kwok and H. C. Luong, Ultra-low-voltage high-performance CMOS VCOs using transformer feedback, IEEE J. Solid-State Circuits. 40, 652-660, Mar. 2005. (Pubitemid 40448821)
32. S.-L. Jang and C.-F. Lee, A low voltage and power LC VCO implemented with dynamic threshold voltage MOSFETS, IEEE Microw. Wireless Compon. Lett. 17, 5, 376-378, May 2007. (Pubitemid 46685726)
33. ∞ SOI CMOS, in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2005, 416-417.
34. T. Wu, K. Mayaram, U.-K. Moon, An on-chip calibration technique for reducing supply voltage sensitivity in ring oscillators, IEEE J. Solid-State Circuits. 42, 775-783, Apr. 2007. (Pubitemid 46495393)
35. S.-Y. Kao and S.-I. Liu, A digitally-calibrated phase-locked loop with supply sensitivity suppression, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., to be published.
36. A. M. Fahim, A compact, low-power low-jitter digital PLL, in Proc. IEEE Eur. Solid-State Circuits Conf. (ESSCIRC), Sep. 2003, 101-104.