A low-power quadrature VCO and its application to a 0.6-V 2.4-GHz PLL

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 57, Issue 4, 2010, Pages 793-802

  Lu, Chung Ting ^a   Hsieh, Hsieh Hung ^a   Lu, Liang Hung ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

LC tank VCOs; Low power; Low voltage; Passive coupling; Phase locked loops (PLLs); Quadrature VCOs

Indexed keywords

ANTIPHASE; BUILDING BLOCKES; CIRCUIT PERFORMANCE; CIRCUIT TOPOLOGY; CMOS PROCESSS; DC POWER; INTEGER-N; LC TANKS; LOW POWER; LOW POWER APPLICATION; LOW-POWER OPERATION; LOW-VOLTAGE; MOSFETS; OUTPUT WAVEFORM; PASSIVE COUPLING; PASSIVE MODE; PHASE ERROR; POWER CONSUMPTION; QUADRATURE OUTPUTS; QUADRATURE VCO; QUADRATURE VOLTAGE CONTROLLED OSCILLATOR; REFERENCE FREQUENCY;

CMOS INTEGRATED CIRCUITS; DELAY CIRCUITS; ELECTRIC NETWORK TOPOLOGY; ELECTRIC POWER SUPPLIES TO APPARATUS; PHASE NOISE; TANKS (CONTAINERS); VARIABLE FREQUENCY OSCILLATORS;

PHASE LOCKED LOOPS;

EID: 77951022665     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2009.2028596     Document Type: Article

References (19)

1. S. C. Li, H.-S. Kao, C.-P. Chen, and C.-C. Su, "Low-power fully integrated and tunable CMOSRF wireless receiver for ISM band consumer applications," IEEE Trans. Circuits Syst. I, Reg. Papers, vol.52, no.9, pp. 1758-1766, Sep. 2005.
2. J. Ryckaert, C. Desset, A. Fort, M. Badaroglu, V. De Heyn, P. Wambacq, G. Van der Plas, S. Donnay, B. Van Poucke, and B. Gyselinckx, "Ultra-wide- band transmitter for low-power wireless body area networks: Design and evaluation," IEEE Trans. Circuits Syst. I, Reg. Papers, vol.52, no.12, pp. 2515-2525, Dec. 2005. (Pubitemid 43000809)
3. W. Wang and H. C. Luong, "A 0.8-V 4.9-mW 1.2-GHz CMOS fractional- N frequency synthesizer for UHF RFID readers," IEEE Trans. Circuits Syst. I, Reg. Papers, vol.55, no.9, pp. 2505-2513, Oct. 2008.
4. F. Behbahani, Y. Kishigami, J. Leete, and A. A. Abidi, "CMOS mixers and polyphase filters for large image rejection," IEEE J. Solid-State Circuits, vol.36, no.6, pp. 873-887, Jun. 2001. (Pubitemid 32576344)
5. M. S. J. Steyaert, J. Janssens, B. De Muer, M. Borremans, and N. Itoh, "A 2-V CMOS cellular transceiver front-end," IEEE J. Solid-State Circuits, vol.35, no.12, pp. 1895-1907, Dec. 2000. (Pubitemid 32138760)
6. A. Ravi1, K. Soumyanath, L. R. Carley, and R. Bishop, "An integrated 10/5 GHz injection-locked quadrature LC VCO in a 0.18 μm digital CMOS process," in Proc. IEEE Eur. Solid-State Circuits Conf., Sep. 2002, pp. 543-546.
7. A. Rofougaran, G. Chang, J. J. Rael, J. Y.-C. Chang, M. Rofougaran, P. J. Chang, M. Djafari, J. Min, E. W. Roth, A. A. Abidi, and H. Samueli, "A single-chip 900-MHz spread-spectrum wireless transceiver in 1- μm CMOS-Part I: Architecture and transmitter design," IEEE J. Solid-State Circuits, vol.33, no.4, pp. 515-534, Apr. 1998. (Pubitemid 128566759)
8. M. Tiebout, "Low-power low-phase-noise differentially tuned quadrature VCO design in standard CMOS," IEEE J. Solid-State Circuits, vol.36, no.7, pp. 1018-1024, Jul. 2001. (Pubitemid 32736646)
9. P. Andreani, "A 2 GHz, 17% tuning range quadrature CMOS VCO with high figure-of-merit and 0.6 phase error," in Proc. IEEE Eur. Solid-State Circuits Conf., Sep. 2002, pp. 815-818.
10. P. Andreani, A. Bonfanti, L. Romanò, and C. Samori, "Analysis and design of a 1.8-GHz CMOS LC quadrature VCO," IEEE J. Solid-State Circuits, vol.37, no.12, pp. 1737-1747, Dec. 2002.
11. Y.-H. Chuang, S.-H. Lee, R.-H. Yen, S.-L. Jang, and M.-H. Juang, "A low-voltage quadrature CMOS VCO based on voltage-voltage feedback topology," IEEE Microw. Wireless Components Lett., vol.16, no.12, pp. 696-698, Dec. 2006. (Pubitemid 44925851)
12. A. W. L. Ng and H. C. Luong, "A 1-V 17-GHz 5-mW CMOS quadrature VCObased on transformer coupling," IEEE J. Solid-State Circuits, vol.42, no.9, pp. 1933-1941, Sep. 2007. (Pubitemid 47331290)
13. H.-H. Hsieh and L.-H. Lu, "A high-performance CMOS voltage-controlled oscillator for ultra-low-voltage operations," IEEE Trans. Microw. Theory Techniques, vol.55, no.3, pp. 467-473, Mar. 2007. (Pubitemid 46393310)
14. B. Razavi, Design of Integrated Circuits for Optical Communications. New York: McGraw-Hill, 2003.
15. H.-H. Hsieh, C.-T. Lu, and L.-H. Lu, "A 0.5-V 1.9-GHz low-power phase-locked loop in 0.18- μm CMOS," in IEEE Symp. VLSI Circuits Dig. Techn. Papers, Jun. 2007, pp. 164-165.
16. W. Rhee, "Design of high performance CMOS charge pumps in phaselocked loops," in Proc. IEEE Int. Symp. Circuits Syst., May 1999, vol.2, pp. 545-548.
17. B. Razavi, RF Microelectronics. , NJ: Prentice Hall, 1998.
18. S. Shin, K. Lee, and S.-M. Kang, "Low-power 2.4 GHz CMOS frequency synthesizer with differentially controlled MOS varactors," in Proc. IEEE Int. Symp. Circuits Syst., May 2006, pp. 553-556. (Pubitemid 47131574)
19. S.-A. Yu and P. Kinget, "A 0.65 V 2.5 GHz fractional-N frequency synthesizer in 90 nm CMOS," in Proc. IEEE Int. Solid-State Circuits Conf. Dig. Technical Papers, Feb. 2007, pp. 304-306.