A 0.94-ps-RMS-Jitter 0.016-mm 2 2.5-GHz Multiphase Generator PLL with 360° Digitally Programmable Phase Shift for 10-Gb/s Serial Links

IEEE Journal of Solid-State Circuits

Volumn 40, Issue 12, 2005, Pages 2700-2711

  Toifl, Thomas ^a,b   Menolfi, Christian ^a,b   Buchmann, Peter ^a,b,d   Kossel, Marcel ^a,b   Morf, Thomas ^a,b   Reutemann, Robert ^a,c   Ruegg, Michael ^a,c   Schmatz, Martin L ^a,b   Weiss, Jonas ^a,b  

^a IEEE   (Switzerland)

^b IBM RESEARCH ZURICH   (Switzerland)

^c Miromico AG   (Switzerland)

^d Swiss Physical Society   (Switzerland)

Author keywords

Clock and data recovery (cdr); Phase detector; Phase interpolator; Phase locked loop (pll); XOR

Indexed keywords

CLOCK AND DATA RECOVERY (CDR); PHASE DETECTORS; PHASE INTERPOLATORS; XOR;

CMOS INTEGRATED CIRCUITS; DATA ACQUISITION; ELECTRIC GENERATORS; ENERGY UTILIZATION; JITTER; PHASE LOCKED LOOPS; PHASE SHIFT;

CLOCKS;

EID: 29044434691     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2005.856581     Document Type: Conference Paper

References (15)

1. J. Lee and B. Razavi, "A 40-Gb/s clock and data recovery circuit in 0.18-μm CMOS technology," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2181-2190, Dec. 2003.
2. K.-L. Wong, H. Hatamkhani, M. Mansuri, and C.-K. Ken Yang, "A 27-mW 3.6 Gb/s I/O transceiver," IEEE J. Solid-State Circuits, vol. 39, no. 4, pp. 602-612, Apr. 2004.
3. S. Sidkopoulos and M. Horowitz, "A semi-digital dual delay-locked loop," IEEE J. Solid-State Circuits, vol. 32, no. 11, pp. 1683-1692, Nov. 1997.
4. J. Kim and M. Horowitz, "Adaptive supply serial links with sub-1-V operation and per-pin clock recovery," IEEE J. Solid-State Circuits, vol. 37, no. 11, pp. 1403-1413, Nov. 2002.
5. M.-J. E. Lee, W. Dally, J. Poulton, P. Chiang, and S. Greenwood, "An 84-mW 4-Gb/s clock and data recovery circuit for serial link applica-tions," in IEEE Symp. VLSI Circuits Dig. Tech. Papers, Kyoto, Japan, Jun. 2001, pp. 149-152.
6. K. K. Chang, J. Wei, C. Huang, S. Li, K. Donnelly, M. Horowitz, Y. Li, and S. Sidiropoulos, "A 0.4-4-Gb/s CMOS quad transceiver cell using on-chip regulated dual-loop PLLs," IEEE J. Solid-State Circuits, vol. 38, no. 5, pp. 747-754, May 2003.
7. A. Maxim, "A 160-2550 MHz CMOS active clock deskewing PLL using analog phase interpolation," IEEE J. Solid-State Circuits, vol. 40, no. 1,pp. 110-131, Jan. 2005.
8. R. Farjad-Rad, A. Nguyen, J. M. Tran, T. Greer, J. Poulton, W. J. Dally, J. H. Edmondson, R. Senthinathan, R. Rathi, M.-J. E. Lee, and H.-T. Ng, "A 33-mW 8-Gb/s CMOS clock multiplier and CDR for highly integrated I/Os," IEEE J. Solid-State Circuits, vol. 39, no. 9, pp. 1553-1561, Sep. 2004.
9. P. Larsson, "A 2-1600-MHz CMOS clock recovery PLL with low-Vdd capability," IEEE J. Solid-State Circuits, vol. 34, no. 12, pp. 1951-1960, Dec. 1999.
10. M. Mansuri and C.-K. K. Yang, "Jitter optimization based on phase-locked loop design parameters," IEEE J. Solid-State Circuits, vol. 37, no. 11, pp. 1375-1382, Nov. 2002.
11. F. Gardner, "Charge-pump phase-lock loops," IEEE Trans. Commun., vol. COM-28, no. 11, pp. 1849-1858, Nov. 1980.
12. J. Hein and J. Scott, "z-domain model for discrete-time PLL's, " IEEE Trans. Circuits Syst., vol. 35, no. 11, pp. 1393-1400, Nov. 1988.
13. J. McNeill, "Jitter in ring oscillators," IEEE J. Solid-State Circuits, vol. 32, no. 6, pp. 870-879, Jun. 1997.
14. L. Sun and T. Kwasniewski, "A 1.25-GHz 0.35 μm monolithic CMOS PLL based on a multiphase ring oscillator," IEEE J. Solid-State Circuits, vol. 36, no. 6, pp. 910-916, Jun. 2001.
15. 2 6T-SRAM cell," in Int. Electron Devices Meeting (IEDM) Tech. Dig., San Francisco, CA, 2002, pp. 407-410.