Low-jitter mixed-mode DLL for high-speed DRAM applications

IEEE Journal of Solid-State Circuits

Volumn 35, Issue 10, 2000, Pages 1430-1436

  Kim, Jae Joon ^a   Lee, Sang Bo ^b   Jung, Tae Sung ^b   Kim, Chang Hyun ^b   Cho, Soo In ^b   Kim, Beomsup ^a  

^a Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

^b NONE

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; DELAY CIRCUITS; DIGITAL CIRCUITS; DYNAMIC RANDOM ACCESS STORAGE; ELECTRIC CONVERTERS; ELECTRIC POWER SUPPLIES TO APPARATUS; ELECTRIC WAVEFORMS; TRANSFER FUNCTIONS;

ANALOG DESKEWING CIRCUIT; DIGITAL DESKEWING CIRCUIT; JITTER ANALYSIS; MIXED MODE DELAY LOCKED LOOP; SYNCHRONOUS DYNAMIC RANDOM ACCESS STORAGE;

PHASE LOCKED LOOPS;

EID: 0034296002     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.871319     Document Type: Article

References (9)

1. J. G. Maneatis, "Low-jitter and process-independent DLL and PLL based on self-biased techniques," IEEE J. Solid-State Circuits, vol. 31, pp. 1728-1732, Nov. 1998.
2. C. Kim et al., "A 640 MB/s bi-directional data strobed, double-data-rate SDRAM with a 40-mW DLL circuit for a 256-Mb memory system," IEEE J. Solid-State Circuits, vol. 31, pp. 1703-1710, Nov. 1998.
3. T. Saeki et al., "A direct-skew-detect synchronous mirror delay for application-specific integrated circuits," IEEE J. Solid-State Circuits, vol. 34, pp. 372-379, Mar. 1999.
4. Y. Okajima et al., "Digital delay locked loop and design technique for high-speed synchronous interface," IEICE Trans. Electron., vol. E79-C, June 1996.
5. H. Yoon et al., "A 2.5-V, 333-Mb/s/pin, 1-Gb, double-data-rate synchronous DRAM," IEEE J. Solid-State Circuits, vol. 34, pp. 1589-1599, Nov. 1999.
6. S. Tanoi et al., "A 250-622-MHz deskew and jitter-suppressed clock buffer using two-loop architecture," IEEE J. Solid-State Circuits, vol. 31, pp. 487-493, Apr. 1996.
7. B. Kim, "High-speed clock recovery in VLSI using hybrid analog/digital techniques," Ph.D. dissertation, Univ. of California, Berkeley, CA, June 1990.
8. C.-H. Park and B. Kim, "A low-noise 900-MHz VCO in 0.6-μm CMOS," IEEE J. Solid-State Circuits, vol. 34, pp. 586-591, May 1999.
9. J. J. Kim and B. Kim, "A low-jitter mixed DLL for high-speed DRAMs," in Proc. 25th Eur. Solid-State Circuits Conf., Duisburg, Germany, Sept. 1999, pp. 134-137.